CY7C1464AV33-167

更新时间： 2024-11-16 05:09:35

品牌	Logo	应用领域
赛普拉斯 - CYPRESS		静态存储器
页数	文件大小	规格书
27页	384K
描述
36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined SRAM with NoBL⑩ Architecture

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

CY7C1464AV33-167 数据手册

CY7C1460AV33

CY7C1462AV33

CY7C1464AV33

PRELIMINARY

36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined

SRAM with NoBL™ Architecture

Features

Functional Description

• Pin-compatible and functionally equivalent to ZBT™

• Supports 250-MHz bus operations with zero wait states

— Available speed grades are 250, 200 and 167 MHz

The CY7C1460AV33/CY7C1462AV33/CY7C1464AV33 are 3.3V,

1 Mbit x 36 / 2 Mbit x 18 / 512K x72 Synchronous pipelined burst

SRAMs with No Bus Latency™ (NoBL™) logic, respectively. They

are designed to support unlimited true back-to-back Read/Write

operations with no wait states. The CY7C1460AV33/

CY7C1462AV33/CY7C1464AV33 are equipped with the

advanced (NoBL) logic required to enable consecutive

Read/Write operations with data being transferred on every clock

cycle. This feature dramatically improves the throughput of data

in systems that require frequent Write/Read transitions.The

• Internally self-timed output buffer control to eliminate the

need to use asynchronous OE

• Fully registered (inputs and outputs) for pipelined

operation

• Byte Write capability

CY7C1460AV33/CY7C1462AV33/CY7C1464AV33

compatible and functionally equivalent to ZBT devices.

are

• Single 3.3V power supply

• 3.3V/2.5V I/O power supply

• Fast clock-to-output times

— 2.6 ns (for 250-MHz device)

— 3.2 ns (for 200-MHz device)

— 3.4 ns (for 167-MHz device)

• Clock Enable (CEN) pin to suspend operation

• Synchronous self-timed writes

All synchronous inputs pass through input registers controlled by

the rising edge of the clock. All data outputs pass through output

registers controlled by the rising edge of the clock. The clock input

is qualified by the Clock Enable (CEN) signal, which when

deasserted suspends operation and extends the previous clock

cycle.

Write operations are controlled by the Byte Write Selects

(BW_a–BW_hfor CY7C1464AV33, BW_a–BW_dfor CY7C1460AV33

and BW_a–BW_bfor CY7C1462AV33) and a Write Enable (WE)

input. All writes are conducted with on-chip synchronous

self-timed write circuitry.

• CY7C1460AV33 and CY7C1462AV33 are available in

lead-free 100-pin TQFP and 165-Ball fBGA packages;

CY7C1464AV33 available in 209-Ball fBGA package

Three synchronous Chip Enables (CE₁, CE₂, CE₃) and an

asynchronous Output Enable (OE) provide for easy bank

selection and output tri-state control. In order to avoid bus

contention, the output drivers are synchronously tri-stated during

the data portion of a write sequence.

• IEEE 1149.1 JTAG Boundary Scan

• Burst capability—linear or interleaved burst order

• “ZZ” Sleep Mode option and Stop Clock option

Logic Block Diagram-CY7C1460AV33 (1 Mbit x 36)

ADDRESS

A0, A1, A

A1'

A0'

BURST

LOGIC

MODE

ADV/LD

CLK

CEN

WRITE ADDRESS

ADV/LD

WRITE REGISTRY

AND DATA COHERENCY

CONTROL LOGIC

MEMORY

ARRAY

DQs

DQP

WRITE

DRIVERS

INPUT

READ LOGIC

CE1

CE2

CE3

SLEEP

CONTROL

Cypress Semiconductor Corporation

Document #: 38-05353 Rev. *A

•

3901 North First Street

•

San Jose, CA 95134

•

408-943-2600

Revised November 19, 2004

12 3 4 5 6 7...27

中文翻译

下载PDF

与CY7C1464AV33-167相关器件

型号	品牌	获取价格	描述	数据表
CY7C1464AV33-167BGC	CYPRESS	获取价格	36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined
CY7C1464AV33-167BGI	CYPRESS	获取价格	36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined
CY7C1464AV33-167BGXC	CYPRESS	获取价格	36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined
CY7C1464AV33-167BGXI	CYPRESS	获取价格	36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined
CY7C1464AV33-200	CYPRESS	获取价格	36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined
CY7C1464AV33-200BGC	CYPRESS	获取价格	36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined
CY7C1464AV33-200BGI	CYPRESS	获取价格	36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined
CY7C1464AV33-200BGXC	CYPRESS	获取价格	36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined
CY7C1464AV33-200BGXI	CYPRESS	获取价格	36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined
CY7C1464AV33-250	CYPRESS	获取价格	36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined

与CY7C1464AV33-167相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

13
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

7
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

35
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

31

产品中心

服务支持

精选活动

关于我们

帮助中心

CY7C1464AV33-167

CY7C1464AV33-167 数据手册

与CY7C1464AV33-167相关器件

与CY7C1464AV33-167相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

CY7C1464AV33-167

CY7C1464AV33-167 数据手册

与CY7C1464AV33-167相关器件

与CY7C1464AV33-167相关文章

您还可以找

您在本页遇到什么问题？