Datasheet > CY7C142BV18

CY7C142BV18

更新时间： 2024-12-01 06:51:43

品牌	Logo	应用领域
赛普拉斯 - CYPRESS		双倍数据速率
页数	文件大小	规格书
8页	244K
描述
RAM9 QDR-I/DDR-I/QDR-II/DDR- II Errata

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

CY7C142BV18 数据手册

CY7C129*DV18/CY7C130*DV25

CY7C130*BV18/CY7C130*BV25/CY7C132*BV25

CY7C131*BV18 / CY7C132*BV18/CY7C139*BV18

CY7C191*BV18/CY7C141*AV18 / CY7C142*AV18/

CY7C151*V18 /CY7C152*V18

Errata Revision: *C

May 02, 2007

RAM9 QDR-I/DDR-I/QDR-II/DDR- II Errata

This document describes the DOFF issue for QDRII/DDRII and the Output Buffer and JTAG issues for

QDRI/DDRI/QDRII/DDRII. Details include trigger conditions, possible workarounds and silicon revision applicability.

This document should be used to compare to the respective datasheet for the devices to fully describe the device

functionality.

Please contact your local Cypress Sales Representative for availability of the fixed devices and any other questions.

Devices Affected

Density & Revision

9Mb - Ram9(90 nm)

18Mb - Ram9(90nm)

Part Numbers

CY7C130*DV25

CY7C129*DV18

Architecture

QDRI/DDRI

QDRII

CY7C130*BV18

CY7C130*BV25

CY7C132*BV25

QDRI/DDRI

18Mb - Ram9(90nm)

CY7C131*BV18

CY7C132*BV18

CY7C139*BV18

CY7C191*BV18

QDRII/DDRII

36Mb - Ram9(90nm)

72Mb -Ram9(90nm)

CY7C141*AV18

CY7C142*AV18

QDRII/DDRII

CY7C151*V18

CY7C152*V18

Table 1. List of Affected devices

Product Status

All of the above densities and revisions are available in sample as well as production quantities.

QDR/DDR DOFF Pin, Output Buffer and JTAG Issues Errata Summary

The following table defines the issues and the fix status for the different devices which are affected.

Item

Issue

Device

Fix Status

9Mb - “D” Rev - Ram9 The fix involved removing the in-

18Mb - “B” Rev - Ram9 ternal pull-down resistor on the

36Mb - “A” Rev - Ram9 DOFF pin. The fix has been im-

DOFF pin is used for enabling/dis-

abling the DLL circuitry within the

SRAM. To enable the DLL circuitry,

DOFF pin must be externally tied

HIGH. The QDR-II/DDR-II devices

have an internal pull down resistor of

~5KΩ . The value of the external pull-

72Mb - Ram9

plemented on the new revision

and is now available.

QDR-II/DDR-II Devices

up resistor should be 500Ω or less in

order to ensure DLL is enabled.

Cypress Semiconductor Corporation

Document #: 001-06217 Rev. *C

•

198 Champion Court

•

San Jose, CA 95134-1709

•

408-943-2600

Revised:- May 02, 2007

12 3 4 5 6 7 8

中文翻译

下载PDF

与CY7C142BV18相关器件

型号	品牌	获取价格	描述	数据表
CY7C143	CYPRESS	获取价格	2K x 16 Dual-Port Static RAM
CY7C143-20JC	ETC	获取价格	x16 Dual-Port SRAM
CY7C143-20JCR	CYPRESS	获取价格	Dual-Port SRAM, 2KX16, 20ns, CMOS, PQCC68, PLASTIC, LCC-68
CY7C143-20JCT	CYPRESS	获取价格	Dual-Port SRAM, 2KX16, 20ns, CMOS, PQCC68, PLASTIC, LCC-68
CY7C143-25JC	CYPRESS	获取价格	2K x 16 Dual-Port Static RAM
CY7C143-25JCR	CYPRESS	获取价格	Dual-Port SRAM, 2KX16, 25ns, CMOS, PQCC68, PLASTIC, LCC-68
CY7C143-25JI	CYPRESS	获取价格	2K x 16 Dual-Port Static RAM
CY7C143-25JIR	CYPRESS	获取价格	Dual-Port SRAM, 2KX16, 25ns, CMOS, PQCC68, PLASTIC, LCC-68
CY7C143-35JC	CYPRESS	获取价格	2K x 16 Dual-Port Static RAM
CY7C143-35JCR	CYPRESS	获取价格	Dual-Port SRAM, 2KX16, 35ns, CMOS, PQCC68, PLASTIC, LCC-68

与CY7C142BV18相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

53
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

42
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

70
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

66

产品中心

服务支持

精选活动

关于我们

帮助中心

CY7C142BV18

CY7C142BV18 数据手册

与CY7C142BV18相关器件

与CY7C142BV18相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

CY7C142BV18

CY7C142BV18 数据手册

与CY7C142BV18相关器件

与CY7C142BV18相关文章

您还可以找

您在本页遇到什么问题？