5秒后页面跳转
CY7C1360C-166AXI PDF预览

CY7C1360C-166AXI

更新时间: 2024-09-17 05:19:15
品牌 Logo 应用领域
赛普拉斯 - CYPRESS 存储内存集成电路静态存储器
页数 文件大小 规格书
31页 420K
描述
9-Mbit (256K x 36/512K x 18) Pipelined SRAM

CY7C1360C-166AXI 技术参数

是否无铅:不含铅是否Rohs认证:符合
生命周期:Active零件包装代码:QFP
包装说明:LQFP, QFP100,.63X.87针数:100
Reach Compliance Code:compliantECCN代码:3A991.B.2.A
HTS代码:8542.32.00.41Factory Lead Time:1 week
风险等级:1.41Is Samacsys:N
最长访问时间:3.5 ns其他特性:PIPELINED ARCHITECTURE
I/O 类型:COMMONJESD-30 代码:R-PQFP-G100
JESD-609代码:e3长度:20 mm
内存密度:9437184 bit内存集成电路类型:CACHE SRAM
内存宽度:36湿度敏感等级:3
功能数量:1端子数量:100
字数:262144 words字数代码:256000
工作模式:SYNCHRONOUS最高工作温度:85 °C
最低工作温度:-40 °C组织:256KX36
输出特性:3-STATE封装主体材料:PLASTIC/EPOXY
封装代码:LQFP封装等效代码:QFP100,.63X.87
封装形状:RECTANGULAR封装形式:FLATPACK, LOW PROFILE
并行/串行:PARALLEL峰值回流温度(摄氏度):260
电源:2.5/3.3,3.3 V认证状态:Not Qualified
座面最大高度:1.6 mm最大待机电流:0.04 A
最小待机电流:3.14 V子类别:SRAMs
最大压摆率:0.18 mA最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):3.135 V标称供电电压 (Vsup):3.3 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子面层:Matte Tin (Sn)
端子形式:GULL WING端子节距:0.65 mm
端子位置:QUAD处于峰值回流温度下的最长时间:20
宽度:14 mmBase Number Matches:1

CY7C1360C-166AXI 数据手册

 浏览型号CY7C1360C-166AXI的Datasheet PDF文件第2页浏览型号CY7C1360C-166AXI的Datasheet PDF文件第3页浏览型号CY7C1360C-166AXI的Datasheet PDF文件第4页浏览型号CY7C1360C-166AXI的Datasheet PDF文件第5页浏览型号CY7C1360C-166AXI的Datasheet PDF文件第6页浏览型号CY7C1360C-166AXI的Datasheet PDF文件第7页 
CY7C1360C  
CY7C1362C  
PRELIMINARY  
9-Mbit (256K x 36/512K x 18) Pipelined SRAM  
Features  
Functional Description[1]  
• Supports bus operation up to 250 MHz  
• Available speed grades are 250, 200, and 166 MHz  
• Registered inputs and outputs for pipelined operation  
• 3.3V core power supply  
The CY7C1360C/CY7C1362C SRAM integrates 262,144 x 36  
and 524,288 x 18 SRAM cells with advanced synchronous  
peripheral circuitry and a two-bit counter for internal burst  
operation. All synchronous inputs are gated by registers  
controlled by a positive-edge-triggered Clock Input (CLK). The  
synchronous inputs include all addresses, all data inputs,  
address-pipelining Chip Enable (CE1), depth-expansion Chip  
Enables (CE2 and CE3[2]), Burst Control inputs (ADSC, ADSP,  
• 2.5V/3.3V I/O operation  
• Fast clock-to-output times  
ADV), Write Enables (BW , and BWE), and Global Write  
(GW). Asynchronous inputs include the Output Enable (OE)  
and the ZZ pin.  
and  
— 2.8 ns (for 250-MHz device)  
X
— 3.0 ns (for 200-MHz device)  
— 3.5 ns (for 166-MHz device)  
Addresses and chip enables are registered at rising edge of  
clock when either Address Strobe Processor (ADSP) or  
Address Strobe Controller (ADSC) are active. Subsequent  
burst addresses can be internally generated as controlled by  
the Advance pin (ADV).  
• Provide high-performance 3-1-1-1 access rate  
User-selectable burst counter supporting Intel®  
Pentium® interleaved or linear burst sequences  
• Separate processor and controller address strobes  
• Synchronous self-timed writes  
Address, data inputs, and write controls are registered on-chip  
to initiate a self-timed Write cycle.This part supports Byte Write  
operations (see Pin Descriptions and Truth Table for further  
details). Write cycles can be one to two or four bytes wide as  
controlled by the Byte Write control inputs. GW when active  
• Asynchronous output enable  
• Single Cycle Chip Deselect  
• Offered in Lead-Free 100-pin TQFP, 119-ball BGA and  
165-Ball fBGA packages  
LOW cause  
s all bytes to be written.  
The CY7C1360C/CY7C1362C operates from a +3.3V core  
power supply while all outputs may operate with either a +2.5  
or +3.3V supply. All inputs and outputs are JEDEC-standard  
JESD8-5-compatible.  
• TQFP Available with 3-Chip Enable and 2-Chip Enable  
• IEEE 1149.1 JTAG-Compatible Boundary Scan  
• “ZZ” Sleep Mode Option  
Logic Block Diagram – CY7C1360C (256K x 36)  
A0, A1, A  
ADDRESS  
REGISTER  
2
A[1:0]  
MODE  
Q1  
ADV  
CLK  
BURST  
COUNTER  
AND  
CLR  
Q0  
LOGIC  
ADSC  
ADSP  
DQ  
BYTE  
WRITE REGISTER  
D ,DQPD  
DQ  
BYTE  
WRITE DRIVER  
D ,DQPD  
BW  
D
DQC ,DQP  
BYTE  
WRITE DRIVER  
C
DQC ,DQP  
BYTE  
WRITE REGISTER  
C
BW  
C
OUTPUT  
BUFFERS  
OUTPUT  
MEMORY  
DQ s  
SENSE  
AMPS  
ARRAY  
REGISTERS  
DQP  
DQP  
DQP  
A
DQB ,DQP  
BYTE  
WRITE DRIVER  
B
E
DQB ,DQP  
BYTE  
WRITE REGISTER  
B
B
C
BW  
BW  
B
A
DQPD  
DQ  
BYTE  
WRITE DRIVER  
A ,DQPA  
DQ  
A ,DQPA  
BYTE  
WRITE REGISTER  
BWE  
INPUT  
REGISTERS  
GW  
ENABLE  
REGISTER  
PIPELINED  
ENABLE  
CE  
CE  
CE  
1
2
3
OE  
SLEEP  
CONTROL  
ZZ  
Notes:  
1. For best-practices recommendations, please refer to the Cypress application note System Design Guidelines on www.cypress.com.  
2. CE is for A version of TQFP (3 Chip Enable option) and 165 fBGA package only. 119 BGA is offered only in 2 Chip Enable.  
3
Cypress Semiconductor Corporation  
Document #: 38-05540 Rev. *C  
3901 North First Street  
San Jose, CA 95134  
408-943-2600  
Revised February 23, 2005  

CY7C1360C-166AXI 替代型号

型号 品牌 替代类型 描述 数据表
CY7C1360C-200AXC CYPRESS

类似代替

9-Mbit (256K x 36/512K x 18) Pipelined SRAM
CY7C1360C-166AXC CYPRESS

类似代替

9-Mbit (256K x 36/512K x 18) Pipelined SRAM
CY7C1354C-200AXC CYPRESS

类似代替

9-Mbit (256K x 36/512K x 18) Pipelined SRAM w

与CY7C1360C-166AXI相关器件

型号 品牌 获取价格 描述 数据表
CY7C1360C-166BGC CYPRESS

获取价格

9-Mbit (256K x 36/512K x 18) Pipelined SRAM
CY7C1360C-166BGI CYPRESS

获取价格

9-Mbit (256K x 36/512K x 18) Pipelined SRAM
CY7C1360C-166BGXC CYPRESS

获取价格

9-Mbit (256K x 36/512K x 18) Pipelined SRAM
CY7C1360C-166BGXI CYPRESS

获取价格

9-Mbit (256K x 36/512K x 18) Pipelined SRAM
CY7C1360C-166BZC CYPRESS

获取价格

9-Mbit (256K x 36/512K x 18) Pipelined SRAM
CY7C1360C-166BZI CYPRESS

获取价格

9-Mbit (256K x 36/512K x 18) Pipelined SRAM
CY7C1360C-166BZXC CYPRESS

获取价格

9-Mbit (256K x 36/512K x 18) Pipelined SRAM
CY7C1360C-166BZXI CYPRESS

获取价格

9-Mbit (256K x 36/512K x 18) Pipelined SRAM
CY7C1360C-200AJXC CYPRESS

获取价格

9-Mbit (256K x 36/512K x 18) Pipelined SRAM
CY7C1360C-200AJXCT CYPRESS

获取价格

QDR SRAM, 256KX36, 3ns, CMOS, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, LEAD FREE, PLASTIC, MS-