Datasheet > CY7C133-55JC

CY7C133-55JC

更新时间： 2024-11-25 21:53:55

品牌	Logo	应用领域
赛普拉斯 - CYPRESS		/
页数	文件大小	规格书
13页	551K
描述
2K x 16 Dual-Port Static RAM

阅读下载

中文翻译

获取价格

技术参数
数据手册
替代型号

如果您发现信息不准确，欢迎纠错

CY7C133-55JC 技术参数

是否Rohs认证：	不符合	生命周期：	Obsolete
零件包装代码：	LCC	包装说明：	QCCJ, LDCC68,1.0SQ
针数：	68	Reach Compliance Code：	not_compliant
ECCN代码：	EAR99	HTS代码：	8542.32.00.41
风险等级：	5.79	Base Number Matches：	1

CY7C133-55JC 数据手册

CY7C133

CY7C143

2K x 16 Dual-Port Static RAM

Features

Functional Description

• True dual-ported memory cells which allow

The CY7C133 and CY7C143 are high-speed CMOS 2K by 16

dual-port static RAMs. Two ports are provided permitting

independent access to any location in memory. The CY7C133

can be utilized as either a stand-alone 16-bit dual-port static

RAM or as a master dual-port RAM in conjunction with the

CY7C143 slave dual-port device in systems requiring 32-bit or

greater word widths. It is the solution to applications requiring

shared or buffered data, such as cache memory for DSP,

bit-slice, or multiprocessor designs.

simultaneous reads of the same memory location

• 2K x 16 organization

• 0.65-micron CMOS for optimum speed/power

• High-speed access: 25/35/55 ns

• Low operating power: I_CC= 150 mA (typ.)

• Fully asynchronous operation

• Master CY7C133 expands data bus width to 32 bits or

more using slave CY7C143

• BUSY output flag on CY7C133; BUSY input flag on

CY7C143

• Available in 68-pin PLCC

Each port has independent control pins; Chip Enable (CE),

Write Enable (R/W_UB, R/W_LB), and Output Enable (OE).

BUSY signals that the port is trying to access the same

location currently being accessed by the other port. An

automatic power-down feature is controlled independently on

each port by the Chip Enable (CE) pin.

The CY7C133 and CY7C143 are available in 68-pin PLCC.

Logic Block Diagram

R/W

LUB

R/W

RUB

R/W

RLB

R/W

LLB

I/O – I/O

15L

15R

I/O

CONTROL

I/O

CONTROL

I/O – I/O

]

^[1

[1]

BUSY

10L

10R

ADDRESS

DECODER

ADDRESS

DECODER

MEMORY

ARRAY

ARBITRATION

LOGIC

(CY7C133 ONLY)

R/W

RUB

RLB

LUB

R/W

LLB

Note:

1. CY7C133 (Master): BUSY is open drain output and requires pull-up resistor. CY7C143 (Slave): BUSY is input.

Cypress Semiconductor Corporation

Document #: 38-06036 Rev. *B

•

3901 North First Street

•

San Jose, CA 95134

•

408-943-2600

Revised June 22, 2004

12 3 4 5 6 7...13

中文翻译

下载PDF

CY7C133-55JC 替代型号

型号	品牌	替代类型	描述	数据表
CY7C143-55JC	CYPRESS	完全替代	2K x 16 Dual-Port Static RAM
CY7C133-25JC	CYPRESS	类似代替	2K x 16 Dual-Port Static RAM
CY7C133-35JC	CYPRESS	功能相似	2K x 16 Dual-Port Static RAM

与CY7C133-55JC相关器件

型号	品牌	获取价格	描述	数据表
CY7C133-55JCT	CYPRESS	获取价格	Dual-Port SRAM, 2KX16, 55ns, CMOS, PQCC68, PLASTIC, LCC-68
CY7C133-55JI	CYPRESS	获取价格	2K x 16 Dual-Port Static RAM
CY7C1335-7NC	CYPRESS	获取价格	Cache SRAM, 32KX32, 7ns, CMOS, PQFP100
CY7C1335-8NC	CYPRESS	获取价格	Cache SRAM, 32KX32, CMOS, PQFP100
CY7C1335L-133AC	CYPRESS	获取价格	Cache SRAM, 32KX32, 4.2ns, CMOS, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, PLASTIC, TQFP-100
CY7C1336-117AC	CYPRESS	获取价格	Cache SRAM, 64KX32, 7.5ns, CMOS, PQFP100, PLASTIC, TQFP-100
CY7C1336-66AC	CYPRESS	获取价格	Cache SRAM, 64KX32, 9ns, CMOS, PQFP100, PLASTIC, TQFP-100
CY7C1336-7NC	CYPRESS	获取价格	Cache SRAM, 32KX32, 7ns, CMOS, PQFP100
CY7C1336F	CYPRESS	获取价格	2-Mbit (64K x 32) Flow-Through Sync SRAM
CY7C1336F-117AC	CYPRESS	获取价格	2-Mbit (64K x 32) Flow-Through Sync SRAM

与CY7C133-55JC相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

45
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

34
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

62
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

59

产品中心

服务支持

精选活动

关于我们

帮助中心

CY7C133-55JC

CY7C133-55JC 技术参数

CY7C133-55JC 数据手册

CY7C133-55JC 替代型号

与CY7C133-55JC相关器件

与CY7C133-55JC相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

CY7C133-55JC

CY7C133-55JC 技术参数

CY7C133-55JC 数据手册

CY7C133-55JC 替代型号

与CY7C133-55JC相关器件

与CY7C133-55JC相关文章

您还可以找

您在本页遇到什么问题？