Datasheet > CY7C1325G-133AXCT

CY7C1325G-133AXCT

更新时间： 2024-11-24 15:18:03

品牌	Logo	应用领域
英飞凌 - INFINEON		静态存储器
页数	文件大小	规格书
24页	2335K
描述
Synchronous SRAM

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

CY7C1325G-133AXCT 数据手册

浏览型号CY7C1325G-133AXCT的Datasheet PDF文件第2页

浏览型号CY7C1325G-133AXCT的Datasheet PDF文件第3页

浏览型号CY7C1325G-133AXCT的Datasheet PDF文件第4页

浏览型号CY7C1325G-133AXCT的Datasheet PDF文件第5页

浏览型号CY7C1325G-133AXCT的Datasheet PDF文件第6页

CY7C1325G

4-Mbit (256K × 18) Flow-Through

Sync SRAM

4-Mbit (256K

× 18) Flow-Through Sync SRAM

Features

Functional Description

■ 256K × 18 common I/O

The CY7C1325G is a 256K × 18 synchronous cache RAM

designed to interface with high speed microprocessors with

minimum glue logic. Maximum access delay from clock rise is

6.5 ns (133 MHz version). A 2-bit on-chip counter captures the

first address in a burst and increments the address automatically

for the rest of the burst access. All synchronous inputs are gated

by registers controlled by a positive-edge-triggered Clock Input

(CLK). The synchronous inputs include all addresses, all data

inputs, address-pipelining chip enable (CE₁), depth-expansion

chip enables (CE₂and CE₃), burst control inputs (ADSC, ADSP,

and ADV), write enables (BW_[A:B], and BWE), and global write

(GW). Asynchronous inputs include the output enable (OE) and

the ZZ pin.

■ 3.3 V core power supply (V_DD

)

■ 2.5 V or 3.3 V I/O power supply (V_DDQ

)

■ Fast clock-to-output times

■ 6.5 ns (133 MHz version)

■ Provide high performance 2-1-1-1 access rate

■ User selectable burst counter supporting Intel Pentium

interleaved or linear burst sequences

■ Separate processor and controller address strobes

■ Synchronous self timed write

The CY7C1325G allows either interleaved or linear burst

sequences, selected by the MODE input pin. A HIGH selects an

interleaved burst sequence, while a LOW selects a linear burst

sequence. Burst accesses can be initiated with the processor

address strobe (ADSP) or the cache controller address strobe

(ADSC) inputs.

■ Asynchronous output enable

■ Available in Pb-free 100-pin TQFP package

■ “ZZ” sleep mode option

Addresses and chip enables are registered at rising edge of

clock when either address strobe processor (ADSP) or address

strobe controller (ADSC) are active. Subsequent burst

addresses can be internally generated as controlled by the

advance pin (ADV).

The CY7C1325G operates from a +3.3 V core power supply

while all outputs may operate with either a +2.5 or +3.3 V supply.

All

inputs

and

outputs

are

JEDEC-standard

JESD8-5-compatible.

For a complete list of related documentation, click here.

Logic Block Diagram

ADDRESS

A0,A1,A

A[1:0]

MODE

ADV

CLK

BURST

COUNTER AND

LOGIC

CLR

ADSC

ADSP

B,DQP B

WRITE DRIVER

WRITE REGISTER

MEMORY

ARRAY

OUTPUT

BUFFERS

DQs

DQP

SENSE

AMPS

A,DQP A

DQ A,DQP A

WRITE REGISTER

WRITE DRIVER

BWE

INPUT

REGISTERS

ENABLE

SLEEP

CONTROL

Errata: For information on silicon errata, see "Errata" on page 21. Details include trigger conditions, devices affected, and proposed workaround.

Cypress Semiconductor Corporation

Document Number: 38-05518 Rev. *R

•

198 Champion Court

•

San Jose, CA 95134-1709

•

408-943-2600

Revised November 4, 2016

12 3 4 5 6 7...24

中文翻译

下载PDF

与CY7C1325G-133AXCT相关器件

型号	品牌	获取价格	描述	数据表
CY7C1325G-133AXI	CYPRESS	获取价格	4-Mbit (256K x 18) Flow-Through Sync SRAM
CY7C1325G-133AXIT	CYPRESS	获取价格	Cache SRAM, 256KX18, 6.5ns, CMOS, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, LEAD FREE, TQFP-100
CY7C1325G-133BGC	CYPRESS	获取价格	4-Mbit (256K x 18) Flow-Through Sync SRAM
CY7C1325G-133BGCT	CYPRESS	获取价格	Cache SRAM, 256KX18, 6.5ns, CMOS, PBGA119, 14 X 22 MM, 2.40 MM HEIGHT, BGA-119
CY7C1325G-133BGI	CYPRESS	获取价格	4-Mbit (256K x 18) Flow-Through Sync SRAM
CY7C1325G-133BGXC	CYPRESS	获取价格	4-Mbit (256K x 18) Flow-Through Sync SRAM
CY7C1325G-133BGXCT	CYPRESS	获取价格	Cache SRAM, 256KX18, 6.5ns, CMOS, PBGA119, 14 X 22 MM, 2.40 MM HEIGHT, LEAD FREE, BGA-119
CY7C1325G-133BGXI	CYPRESS	获取价格	4-Mbit (256K x 18) Flow-Through Sync SRAM
CY7C1325H	CYPRESS	获取价格	4-Mbit (256 K Ã 18) Flow-Through Sync SRAM
CY7C1325H-133AXI	CYPRESS	获取价格	4-Mbit (256 K Ã 18) Flow-Through Sync SRAM

与CY7C1325G-133AXCT相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

35
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

26
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

54
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

52

产品中心

服务支持

精选活动

关于我们

帮助中心

CY7C1325G-133AXCT

CY7C1325G-133AXCT 数据手册

与CY7C1325G-133AXCT相关器件

与CY7C1325G-133AXCT相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

CY7C1325G-133AXCT

CY7C1325G-133AXCT 数据手册

与CY7C1325G-133AXCT相关器件

与CY7C1325G-133AXCT相关文章

您还可以找

您在本页遇到什么问题？