5秒后页面跳转
CY7C1041CV33-20VXET PDF预览

CY7C1041CV33-20VXET

更新时间: 2024-01-12 17:56:12
品牌 Logo 应用领域
赛普拉斯 - CYPRESS 静态存储器光电二极管内存集成电路
页数 文件大小 规格书
14页 321K
描述
Standard SRAM, 256KX16, CMOS, PDSO44

CY7C1041CV33-20VXET 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Obsolete包装说明:SOJ, SOJ44,.44
Reach Compliance Code:compliant风险等级:5.83
I/O 类型:COMMONJESD-30 代码:R-PDSO-J44
JESD-609代码:e4内存密度:4194304 bit
内存集成电路类型:STANDARD SRAM内存宽度:16
湿度敏感等级:3端子数量:44
字数:262144 words字数代码:256000
工作模式:ASYNCHRONOUS最高工作温度:125 °C
最低工作温度:-40 °C组织:256KX16
输出特性:3-STATE封装主体材料:PLASTIC/EPOXY
封装代码:SOJ封装等效代码:SOJ44,.44
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
并行/串行:PARALLEL电源:3.3 V
认证状态:Not Qualified筛选级别:AEC-Q100
子类别:SRAMs最大压摆率:0.09 mA
标称供电电压 (Vsup):3.3 V表面贴装:YES
技术:CMOS温度等级:AUTOMOTIVE
端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)端子形式:J BEND
端子节距:1.27 mm端子位置:DUAL
Base Number Matches:1

CY7C1041CV33-20VXET 数据手册

 浏览型号CY7C1041CV33-20VXET的Datasheet PDF文件第2页浏览型号CY7C1041CV33-20VXET的Datasheet PDF文件第3页浏览型号CY7C1041CV33-20VXET的Datasheet PDF文件第4页浏览型号CY7C1041CV33-20VXET的Datasheet PDF文件第5页浏览型号CY7C1041CV33-20VXET的Datasheet PDF文件第6页浏览型号CY7C1041CV33-20VXET的Datasheet PDF文件第7页 
CY7C1041CV33  
4-Mbit (256K x 16) Static RAM  
Features  
Functional Description  
Temperature ranges  
The CY7C1041CV33 is a high performance CMOS static RAM  
organized as 262,144 words by 16 bits.  
Commercial: 0°C to 70°C  
Industrial: –40°C to 85°C  
Automotive-A: –40°C to 85°C  
Automotive-E: –40°C to 125°C  
To write to the device, take Chip Enable (CE) and Write Enable  
(WE) inputs LOW. If Byte Low Enable (BLE) is LOW, then data  
from IO pins (IO0 through IO7), is written into the location  
specified on the address pins (A0 through A17). If Byte High  
Pin and function compatible with CY7C1041BV33  
Enable (BHE) is LOW, then data from IO pins (IO8 through IO15  
)
is written into the location specified on the address pins (A0  
through A17).  
High speed  
tAA = 10 ns (Commercial, Industrial and Automotive-A)  
tAA = 12 ns (Automotive-E)  
To read from the device, take Chip Enable (CE) and Output  
Enable (OE) LOW while forcing the Write Enable (WE) HIGH. If  
Byte Low Enable (BLE) is LOW, then data from the memory  
location specified by the address pins appear on IO0 to IO7. If  
Byte High Enable (BHE) is LOW, then data from memory  
appears on IO8 to IO15. For more information, see the Truth  
Table on page 9 for a complete description of Read and Write  
modes.  
Low active power  
324 mW (max)  
2.0V data retention  
Automatic power down when deselected  
TTL-compatible inputs and outputs  
Easy memory expansion with CE and OE features  
The input and output pins (IO0 through IO15) are placed in a high  
impedance state when the device is deselected (CE HIGH), the  
outputs are disabled (OE HIGH), the BHE and BLE are disabled  
(BHE, BLE HIGH), or during a write operation (CE LOW and WE  
LOW).  
AvailableinPb-freeandnonPb-free44-pin400MilSOJ, 44-pin  
TSOP II and 48-Ball FBGA packages  
For best practice recommendations, refer to the Cypress  
application note AN1064, SRAM System Guidelines.  
Logic Block Diagram  
INPUT BUFFER  
A
A
0
1
A
A
A
A
2
3
4
5
256K x 16  
RAM Array  
IO –IO  
0
7
A
A
A
6
7
8
IO –IO  
8
15  
COLUMN DECODER  
BHE  
WE  
CE  
OE  
BLE  
Cypress Semiconductor Corporation  
Document Number: 38-05134 Rev. *I  
198 Champion Court  
San Jose, CA 95134-1709  
408-943-2600  
Revised February 14, 2008  
[+] Feedback  

与CY7C1041CV33-20VXET相关器件

型号 品牌 获取价格 描述 数据表
CY7C1041CV33-20ZC CYPRESS

获取价格

256K x 16 Static RAM
CY7C1041CV33-20ZC ROCHESTER

获取价格

Standard SRAM, 256KX16, 20ns, CMOS, PDSO44, TSOP2-44
CY7C1041CV33-20ZE CYPRESS

获取价格

4-Mbit (256K x 16) Static RAM
CY7C1041CV33-20ZI CYPRESS

获取价格

256K x 16 Static RAM
CY7C1041CV33-20ZIT CYPRESS

获取价格

Standard SRAM, 256KX16, 20ns, CMOS, PDSO44, TSOP2-44
CY7C1041CV33-20ZSXA CYPRESS

获取价格

4-Mbit (256K x 16) Static RAM
CY7C1041CV33-20ZSXE CYPRESS

获取价格

4-Mbit (256K x 16) Static RAM
CY7C1041CV33-20ZXC CYPRESS

获取价格

4-Mbit (256K x 16) Static RAM
CY7C1041CV33-20ZXC ROCHESTER

获取价格

256KX16 STANDARD SRAM, 20ns, PDSO44, LEAD FREE, TSOP2-44
CY7C1041CV33-20ZXCT ROCHESTER

获取价格

256KX16 STANDARD SRAM, 20ns, PDSO44, LEAD FREE, TSOP2-44