5秒后页面跳转
CY7C1019B-15ZXCT PDF预览

CY7C1019B-15ZXCT

更新时间: 2024-02-10 04:45:50
品牌 Logo 应用领域
赛普拉斯 - CYPRESS 静态存储器光电二极管内存集成电路
页数 文件大小 规格书
8页 319K
描述
Standard SRAM, 128KX8, 15ns, CMOS, PDSO32, LEAD FREE, TSOP2-32

CY7C1019B-15ZXCT 技术参数

生命周期:Obsolete零件包装代码:TSOP2
包装说明:LEAD FREE, TSOP2-32针数:32
Reach Compliance Code:unknownECCN代码:3A991.B.2.B
HTS代码:8542.32.00.41风险等级:5.34
最长访问时间:15 nsJESD-30 代码:R-PDSO-G32
JESD-609代码:e3长度:20.95 mm
内存密度:1048576 bit内存集成电路类型:STANDARD SRAM
内存宽度:8功能数量:1
端子数量:32字数:131072 words
字数代码:128000工作模式:ASYNCHRONOUS
最高工作温度:70 °C最低工作温度:
组织:128KX8封装主体材料:PLASTIC/EPOXY
封装代码:TSOP2封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE并行/串行:PARALLEL
认证状态:Not Qualified座面最大高度:1.2 mm
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):4.5 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:CMOS温度等级:COMMERCIAL
端子面层:TIN端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
宽度:10.16 mmBase Number Matches:1

CY7C1019B-15ZXCT 数据手册

 浏览型号CY7C1019B-15ZXCT的Datasheet PDF文件第2页浏览型号CY7C1019B-15ZXCT的Datasheet PDF文件第3页浏览型号CY7C1019B-15ZXCT的Datasheet PDF文件第4页浏览型号CY7C1019B-15ZXCT的Datasheet PDF文件第5页浏览型号CY7C1019B-15ZXCT的Datasheet PDF文件第6页浏览型号CY7C1019B-15ZXCT的Datasheet PDF文件第7页 
CY7C1019B  
128K x 8 Static RAM  
expansion is provided by an active LOW Chip Enable (CE), an  
active LOW Output Enable (OE), and tri-state drivers. This  
device has an automatic power-down feature that significantly  
reduces power consumption when deselected.  
Features  
• High speed  
— tAA = 12 ns  
Writing to the device is accomplished by taking Chip Enable  
(CE) and Write Enable (WE) inputs LOW. Data on the eight I/O  
pins (I/O0 through I/O7) is then written into the location  
specified on the address pins (A0 through A16).  
• CMOS for optimum speed/power  
• Center power/ground pinout  
• Automatic power-down when deselected  
• Easy memory expansion with CE and OE options  
• Functionally equivalent to CY7C1019  
Reading from the device is accomplished by taking Chip  
Enable (CE) and Output Enable (OE) LOW while forcing Write  
Enable (WE) HIGH. Under these conditions, the contents of  
the memory location specified by the address pins will appear  
on the I/O pins.  
• AvailableinPb-freeandnonPb-free32-pinTSOPII, non  
Pb-free 400-mil-wide SOJ packages.  
The eight input/output pins (I/O0 through I/O7) are placed in a  
high-impedance state when the device is deselected (CE  
HIGH), the outputs are disabled (OE HIGH), or during a write  
operation (CE LOW, and WE LOW).  
Functional Description  
The CY7C1019B is a high-performance CMOS static RAM  
organized as 131,072 words by 8 bits. Easy memory  
Logic Block Diagram  
Pin Configurations  
/TSOPII  
SOJ  
Top View  
A
A
1
A
A
32  
1
0
16  
31  
30  
2
3
4
5
6
15  
A
A
14  
A
13  
2
A
29  
28  
3
I/O0  
INPUT BUFFER  
CE  
OE  
I/O  
I/O  
27  
26  
I/O  
I/O1  
I/O2  
0
1
7
A
0
I/O  
V
7
8
9
10  
11  
12  
13  
6
A
1
25  
24  
23  
22  
21  
A
2
V
CC  
SS  
A
V
3
V
CC  
I/O  
SS  
A
I/O3  
I/O4  
I/O5  
I/O6  
4
128K x 8  
ARRAY  
I/O  
I/O  
2
3
5
4
A
5
A
I/O  
A
6
A
7
WE  
A
4
12  
A
8
A
11  
20  
19  
A
5
A
10  
14  
15  
16  
A
6
A
9
A
8
18  
17  
POWER  
DOWN  
COLUMN  
DECODER  
A
7
CE  
I/O7  
WE  
OE  
Selection Guide  
-12  
12  
-15  
15  
Unit  
ns  
Maximum Access Time  
Maximum Operating Current  
Maximum Standby Current  
140  
10  
130  
10  
mA  
mA  
Cypress Semiconductor Corporation  
Document #: 38-05026 Rev. *C  
198 Champion Court  
San Jose, CA 95134-1709  
408-943-2600  
Revised August 3, 2006  

与CY7C1019B-15ZXCT相关器件

型号 品牌 描述 获取价格 数据表
CY7C1019BN CYPRESS 128K x 8 Static RAM

获取价格

CY7C1019BN-12VC CYPRESS 128K x 8 Static RAM

获取价格

CY7C1019BN-12VCT CYPRESS Standard SRAM, 128KX8, 12ns, CMOS, PDSO32, 0.400 INCH, SOJ-32

获取价格

CY7C1019BN-12ZC CYPRESS 128K x 8 Static RAM

获取价格

CY7C1019BN-12ZCT CYPRESS Standard SRAM, 128KX8, 12ns, CMOS, PDSO32, TSOP2-32

获取价格

CY7C1019BN-12ZXC CYPRESS 128K x 8 Static RAM

获取价格