5秒后页面跳转
CY7C1019BV33-15VIT PDF预览

CY7C1019BV33-15VIT

更新时间: 2024-01-17 07:10:42
品牌 Logo 应用领域
赛普拉斯 - CYPRESS 静态存储器光电二极管内存集成电路
页数 文件大小 规格书
7页 225K
描述
Standard SRAM, 128KX8, 15ns, CMOS, PDSO32, 0.400 INCH, PLASTIC, SOJ-32

CY7C1019BV33-15VIT 技术参数

生命周期:Obsolete零件包装代码:SOJ
包装说明:0.400 INCH, PLASTIC, SOJ-32针数:32
Reach Compliance Code:unknownECCN代码:3A991.B.2.B
HTS代码:8542.32.00.41风险等级:5.21
最长访问时间:15 nsJESD-30 代码:R-PDSO-J32
长度:20.955 mm内存密度:1048576 bit
内存集成电路类型:STANDARD SRAM内存宽度:8
功能数量:1端子数量:32
字数:131072 words字数代码:128000
工作模式:ASYNCHRONOUS组织:128KX8
封装主体材料:PLASTIC/EPOXY封装代码:SOJ
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
并行/串行:PARALLEL认证状态:Not Qualified
座面最大高度:3.7592 mm最大供电电压 (Vsup):3.63 V
最小供电电压 (Vsup):2.97 V标称供电电压 (Vsup):3.3 V
表面贴装:YES技术:CMOS
端子形式:J BEND端子节距:1.27 mm
端子位置:DUAL宽度:10.16 mm
Base Number Matches:1

CY7C1019BV33-15VIT 数据手册

 浏览型号CY7C1019BV33-15VIT的Datasheet PDF文件第2页浏览型号CY7C1019BV33-15VIT的Datasheet PDF文件第3页浏览型号CY7C1019BV33-15VIT的Datasheet PDF文件第4页浏览型号CY7C1019BV33-15VIT的Datasheet PDF文件第5页浏览型号CY7C1019BV33-15VIT的Datasheet PDF文件第6页浏览型号CY7C1019BV33-15VIT的Datasheet PDF文件第7页 
1CY7C1019V33  
CY7C1019BV33  
CY7C1018BV33  
128K x 8 Static RAM  
Writing to the device is accomplished by taking Chip Enable  
(CE) and Write Enable (WE) inputs LOW. Data on the eight I/O  
pins (I/O0 through I/O7) is then written into the location speci-  
fied on the address pins (A0 through A16).  
Features  
• High speed  
— tAA = 10 ns  
Reading from the device is accomplished by taking Chip  
Enable (CE) and Output Enable (OE) LOW while forcing Write  
Enable (WE) HIGH. Under these conditions, the contents of  
the memory location specified by the address pins will appear  
on the I/O pins.  
• CMOS for optimum speed/power  
• Center power/ground pinout  
• Automatic power-down when deselected  
• Easy memory expansion with CE and OE options  
• Functionally equivalent to CY7C1019V33 and/or  
CY7C1018V33  
The eight input/output pins (I/O0 through I/O7) are placed in a  
high-impedance state when the device is deselected (CE  
HIGH), the outputs are disabled (OE HIGH), or during a write  
operation (CE LOW, and WE LOW).  
Functional Description  
The CY7C1019BV33/CY7C1018BV33 is a high-performance  
CMOS static RAM organized as 131,072 words by 8 bits. Easy  
memory expansion is provided by an active LOW Chip Enable  
(CE), an active LOW Output Enable (OE), and three-state driv-  
ers. This device has an automatic power-down feature that  
significantly reduces power consumption when deselected.  
The CY7C1019BV33 is available in a standard 400-mil-wide  
package. The CY7C1018BV33 is available in a standard  
300-mil-wide package.  
Logic Block Diagram  
Pin Configurations  
SOJ  
Top View  
A
A
A
A
32  
1
0
1
16  
15  
31  
30  
2
3
4
5
6
A
A
A
A
2
3
14  
13  
I/O  
0
29  
28  
INPUT BUFFER  
CE  
I/O  
OE  
I/O  
I/O  
V
V
I/O  
I/O  
A
A
A
I/O  
I/O  
1
27  
26  
0
1
A
0
7
A
1
I/O  
V
7
6
2
A
2
25  
24  
23  
22  
21  
8
CC  
SS  
SS  
CC  
A
3
4
V
9
A
I/O  
3
I/O  
4
I/O  
5
512 x 256 x 8  
ARRAY  
A
6
I/O  
I/O  
5
10  
11  
12  
13  
2
3
5
4
A
A
7
8
W E  
A
12  
A
4
11  
20  
19  
A
5
10  
14  
15  
16  
I/O  
6
7
A
6
A
A
POWER  
DOWN  
18  
17  
9
8
COLUMN  
DECODER  
CE  
A
7
I/O  
WE  
OE  
Selection Guide  
7C1019BV33-10  
7C1018BV33-10  
7C1019BV33-12  
7C1018BV33-12  
7C1019BV33-15  
7C1018BV33-15  
Maximum Access Time (ns)  
10  
175  
5
12  
160  
5
15  
145  
5
Maximum Operating Current (mA)  
Maximum Standby Current (mA)  
L
0.5  
0.5  
Cypress Semiconductor Corporation  
3901 North First Street  
San Jose  
CA 95134  
408-943-2600  
June 11, 2001  

与CY7C1019BV33-15VIT相关器件

型号 品牌 描述 获取价格 数据表
CY7C1019BV33-15ZC CYPRESS 128K x 8 Static RAM

获取价格

CY7C1019BV33-15ZI CYPRESS 128K x 8 Static RAM

获取价格

CY7C1019BV33L-12VC CYPRESS 128K x 8 Static RAM

获取价格

CY7C1019BV33L-12ZC CYPRESS 128K x 8 Static RAM

获取价格

CY7C1019BV33L-15VC CYPRESS 128K x 8 Static RAM

获取价格

CY7C1019BV33L-15ZC CYPRESS 128K x 8 Static RAM

获取价格