5秒后页面跳转
CY7C027V_09 PDF预览

CY7C027V_09

更新时间: 2024-09-17 06:51:39
品牌 Logo 应用领域
赛普拉斯 - CYPRESS /
页数 文件大小 规格书
18页 456K
描述
3.3V 32K/64K x 16/18 Dual-Port Static RAM

CY7C027V_09 数据手册

 浏览型号CY7C027V_09的Datasheet PDF文件第2页浏览型号CY7C027V_09的Datasheet PDF文件第3页浏览型号CY7C027V_09的Datasheet PDF文件第4页浏览型号CY7C027V_09的Datasheet PDF文件第5页浏览型号CY7C027V_09的Datasheet PDF文件第6页浏览型号CY7C027V_09的Datasheet PDF文件第7页 
CY7C027V/027VN/027AV/028V  
CY7C037V/037AV/038V  
3.3V 32K/64K x 16/18 Dual-Port Static  
RAM  
Fully asynchronous operation  
Automatic power down  
Features  
True Dual-Ported memory cells which allow  
Expandable data bus to 32/36 bits or more using Master/Slave  
chip select when using more than one device  
simultaneous access of the same memory location  
32K x 16 organization (CY7C027V/027VN/027AV [1]  
)
On-chip arbitration logic  
64K x 16 organization (CY7C028V)  
Semaphores included to permit software handshaking  
between ports  
32K x 18 organization (CY7C037V/037AV[2]  
64K x 18 organization (CY7C038V)  
)
INT flag for port-to-port communication  
Separate upper-byte and lower-byte control  
Dual chip enables  
0.35 micron CMOS for optimum speed and power  
High speed access: 15, 20, and 25 ns  
Low operating power  
Pin select for Master or Slave  
Active: ICC = 115 mA (typical)  
Commercial and Industrial temperature ranges  
100-pin Pb-free TQFP and 100-pin TQFP  
Standby: ISB3 = 10 μA (typical)  
Logic Block Diagram  
R/W  
R/W  
UB  
L
R
R
UB  
L
CE  
CE  
CE  
CE  
0L  
1L  
0R  
1R  
CE  
CE  
R
L
LB  
LB  
R
L
L
OE  
OE  
R
8/9  
8/9  
[3]  
15/17L  
[4]  
I/O  
–I/O  
I/O  
–I/O[3]  
8/9L  
8/9L  
15/17R  
[4]  
8/9  
8/9  
I/O  
Control  
I/O  
Control  
I/O –I/O  
I/O –I/O  
0L  
7/8L  
0L  
7/8R  
15/16  
15/16  
[5]  
A
A
–A[5]  
A
A
–A  
Address  
Decode  
Address  
Decode  
True Dual-Ported  
0L  
14/15L  
0R  
14/15R  
14/15R  
RAM Array  
15/16  
15/16  
–A[5]  
[5]  
–A  
0L  
14/15L  
0R  
CE  
CE  
R
Interrupt  
Semaphore  
Arbitration  
L
OE  
OE  
R
L
R/W  
SEM  
R/W  
SEM  
L
R
R
L
[6]  
[6]  
BUSY  
INT  
BUSY  
INT  
UB  
L
R
R
R
R
L
UB  
L
LB  
M/S  
LB  
L
Notes  
1. CY7C027V, CY7C027VN and CY7C027AV are functionally identical.  
2. CY7C037V and CY7C037AV are functionally identical.  
3. I/O –I/O for x16 devices; I/O –I/O for x18 devices.  
8
15  
9
17  
4. I/O –I/O for x16 devices; I/O –I/O for x18 devices.  
0
7
0
8
5. A –A for 32K; A –A for 64K devices.  
0
14  
0
15  
6. BUSY is an output in master mode and an input in slave mode.  
Cypress Semiconductor Corporation  
Document #: 38-06078 Rev. *B  
198 Champion Court  
San Jose  
,
CA 95134-1709  
408-943-2600  
Revised December 09, 2008  
[+] Feedback  

与CY7C027V_09相关器件

型号 品牌 获取价格 描述 数据表
CY7C027V_12 CYPRESS

获取价格

3.3 V 32K/64K x 16/18 Dual-Port Static RAM
CY7C027V_13 CYPRESS

获取价格

3.3 V 32 K / 64 K × 16 / 18 Dual-Port Static
CY7C027V-15AC CYPRESS

获取价格

3.3V 32K/64K x 16/18 Dual-Port Static RAM
CY7C027V-15ACT CYPRESS

获取价格

Dual-Port SRAM, 32KX16, 15ns, CMOS, PQFP100, PLASTIC, TQFP-100
CY7C027V-15AXC CYPRESS

获取价格

3.3V 32K/64K x 16/18 Dual-Port Static RAM
CY7C027V-15AXI CYPRESS

获取价格

3.3 V 32K/64K x 16/18 Dual-Port Static RAM
CY7C027V-15AXIT CYPRESS

获取价格

Multi-Port SRAM, 32KX16, 15ns, CMOS, PQFP100, ROHS COMPLIANT, PLASTIC, MS-026, TQFP-100
CY7C027V-20AC CYPRESS

获取价格

3.3V 32K/64K x 16/18 Dual-Port Static RAM
CY7C027V-20AXC CYPRESS

获取价格

3.3V 32K/64K x 16/18 Dual-Port Static RAM
CY7C027V-25AC CYPRESS

获取价格

3.3V 32K/64K x 16/18 Dual-Port Static RAM