Datasheet > CY7C027V_13

CY7C027V_13

更新时间： 2024-11-07 12:28:23

品牌	Logo	应用领域
赛普拉斯 - CYPRESS		/
页数	文件大小	规格书
24页	641K
描述
3.3 V 32 K / 64 K Ã 16 / 18 Dual-Port Static RAM

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

CY7C027V_13 数据手册

CY7C027V/027AV/028V

CY7C037AV/038V

3.3 V 32 K / 64 K × 16 / 18 Dual-Port

Static RAM

3.3

V 32 K / 64 K × 16 / 18 Dual-Port Static RAM

■ Fully asynchronous operation

■ Automatic power-down

Features

■ True dual-ported memory cells which allow simultaneous

access of the same memory location

■ Expandable data bus to 32/36 bits or more using Master/Slave

chip select when using more than one device

■ 32K x 16 organization (CY7C027V/027AV ^[1]

■ 64K x 16 organization (CY7C028V)

■ 32K x 18 organization (CY7C037AV)

■ 64K x 18 organization (CY7C038V)

)

■ On-chip arbitration logic

■ Semaphores included to permit software handshaking

between ports

■ INT flag for port-to-port communication

■ Separate upper-byte and lower-byte control

■ Dual chip enables

■ 0.35 micron Complementary metal oxide semiconductor

(CMOS) for optimum speed and power

■ High speed access: 15, 20, and 25 ns

■ Low operating power

■ Pin select for Master or Slave

■ Commercial and Industrial temperature ranges

■ Active: I_CC= 115 mA (typical)

■ Standby: I_SB3= 10 A (typical)

■ 100-pin Pb-free Thin quad plastic flatpack (TQFP) and 100-pin

TQFP

Logic Block Diagram

R/W

8/9

[2]

15/17L

[3]

I/O

–I/O

I/O

–I/O ^[2]

8/9L

15/17R

[3]

8/9

I/O

Control

I/O

Control

I/O –I/O

7/8L

7/8R

15/16

[4]

–A^[4]

–A

Address

Decode

Address

Decode

True Dual-Ported

14/15L

14/15R

RAM Array

15/16

–A^[4]

[4]

–A

14/15L

Interrupt

Semaphore

Arbitration

R/W

SEM

R/W

SEM

[5]

BUSY

INT

BUSY

INT

M/S

Notes

1. CY7C027V, and CY7C027AV are functionally identical.

2. I/O –I/O for x16 devices; I/O –I/O for x18 devices.

3. I/O –I/O for x16 devices; I/O –I/O for x18 devices.

4. A –A for 32K; A –A for 64K devices.

5. BUSY is an output in master mode and an input in slave mode.

Cypress Semiconductor Corporation

Document Number: 38-06078 Rev. *G

•

198 Champion Court

•

San Jose, CA 95134-1709

•

408-943-2600

Revised February 5, 2013

12 3 4 5 6 7...24

中文翻译

下载PDF

与CY7C027V_13相关器件

型号	品牌	获取价格	描述	数据表
CY7C027V-15AC	CYPRESS	获取价格	3.3V 32K/64K x 16/18 Dual-Port Static RAM
CY7C027V-15ACT	CYPRESS	获取价格	Dual-Port SRAM, 32KX16, 15ns, CMOS, PQFP100, PLASTIC, TQFP-100
CY7C027V-15AXC	CYPRESS	获取价格	3.3V 32K/64K x 16/18 Dual-Port Static RAM
CY7C027V-15AXI	CYPRESS	获取价格	3.3 V 32K/64K x 16/18 Dual-Port Static RAM
CY7C027V-15AXIT	CYPRESS	获取价格	Multi-Port SRAM, 32KX16, 15ns, CMOS, PQFP100, ROHS COMPLIANT, PLASTIC, MS-026, TQFP-100
CY7C027V-20AC	CYPRESS	获取价格	3.3V 32K/64K x 16/18 Dual-Port Static RAM
CY7C027V-20AXC	CYPRESS	获取价格	3.3V 32K/64K x 16/18 Dual-Port Static RAM
CY7C027V-25AC	CYPRESS	获取价格	3.3V 32K/64K x 16/18 Dual-Port Static RAM
CY7C027V-25AI	CYPRESS	获取价格	Dual-Port SRAM, 32KX16, 25ns, CMOS, PQFP100, PLASTIC, MS-026, TQFP-100
CY7C027V-25AIT	CYPRESS	获取价格	Dual-Port SRAM, 32KX16, 25ns, CMOS, PQFP100, PLASTIC, TQFP-100

与CY7C027V_13相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

17
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

14
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

37
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

35

产品中心

服务支持

精选活动

关于我们

帮助中心

CY7C027V_13

CY7C027V_13 数据手册

与CY7C027V_13相关器件

与CY7C027V_13相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

CY7C027V_13

CY7C027V_13 数据手册

与CY7C027V_13相关器件

与CY7C027V_13相关文章

您还可以找

您在本页遇到什么问题？