5秒后页面跳转
CY7C017A-15JXI PDF预览

CY7C017A-15JXI

更新时间: 2024-11-07 20:03:19
品牌 Logo 应用领域
赛普拉斯 - CYPRESS 静态存储器内存集成电路
页数 文件大小 规格书
20页 1051K
描述
Dual-Port SRAM, 32KX9, 15ns, CMOS, PQCC68, PLASTIC, LCC-68

CY7C017A-15JXI 技术参数

是否Rohs认证: 符合生命周期:Obsolete
零件包装代码:LCC包装说明:PLASTIC, LCC-68
针数:68Reach Compliance Code:compliant
ECCN代码:3A991.B.2.BHTS代码:8542.32.00.41
风险等级:5.84最长访问时间:15 ns
JESD-30 代码:S-PQCC-J68长度:24.2316 mm
内存密度:294912 bit内存集成电路类型:DUAL-PORT SRAM
内存宽度:9功能数量:1
端子数量:68字数:32768 words
字数代码:32000工作模式:ASYNCHRONOUS
最高工作温度:85 °C最低工作温度:-40 °C
组织:32KX9封装主体材料:PLASTIC/EPOXY
封装代码:QCCJ封装形状:SQUARE
封装形式:CHIP CARRIER并行/串行:PARALLEL
认证状态:Not Qualified座面最大高度:5.08 mm
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):4.5 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子形式:J BEND端子节距:1.27 mm
端子位置:QUAD宽度:24.2316 mm
Base Number Matches:1

CY7C017A-15JXI 数据手册

 浏览型号CY7C017A-15JXI的Datasheet PDF文件第2页浏览型号CY7C017A-15JXI的Datasheet PDF文件第3页浏览型号CY7C017A-15JXI的Datasheet PDF文件第4页浏览型号CY7C017A-15JXI的Datasheet PDF文件第5页浏览型号CY7C017A-15JXI的Datasheet PDF文件第6页浏览型号CY7C017A-15JXI的Datasheet PDF文件第7页 
CY7C006A  
CY7C007A  
CY7C017A32K/16K  
x 8, 32K x 9  
Dual-Port Static RAM  
CY7C006A/CY7C007A  
CY7C016A/CY7C017A  
32K/16K x8, 32K/16K x9  
Dual-Port Static RAM  
Features  
• True dual-ported memory cells which allow  
• Automatic power-down  
simultaneous access of the same memory location  
• Expandable data bus to 16/18 bits or more using  
Master/Slave chip select when using more than one  
device  
• 16K x 8 organization (CY7C006A)  
• 32K x 8 organization (CY7C007A)  
• 16K x 9 organization (CY7C016A)  
• 32K x 9 organization (CY7C017A)  
• 0.35-micron CMOS for optimum speed/power  
• High-speed access: 12[1]/15/20 ns  
• Low operating power  
— Active: ICC = 180 mA (typical)  
— Standby: ISB3 = 0.05 mA (typical)  
• Fully asynchronous operation  
• On-chip arbitration logic  
• Semaphores included to permit software handshaking  
between ports  
• INT flags for port-to-port communication  
• Pin select for Master or Slave  
• Commercial temperature range  
• Available in 68-pin PLCC (CY7C006A, CY7C007A and  
CY7C017A), 64-pin TQFP (CY7C006A), and in 80-pin  
TQFP (CY7C007A and CY7C016A)  
Logic Block Diagram  
R/WL  
R/WR  
CER  
CEL  
OEL  
OER  
[2]  
[2]  
8/9  
8/9  
I/O0L–I/O7/8L  
I/O0R–I/O7/8R  
I/O  
I/O  
Control  
Control  
14/15  
14/15  
[4]  
Address  
Decode  
Address  
Decode  
True Dual-Ported  
[4]  
A0L–A13/14L  
A0R–A13/14R  
RAM Array  
14/15  
14/15  
[4]  
[4]  
A0L–A13/14L  
CEL  
A0R–A13/14R  
CER  
Interrupt  
Semaphore  
Arbitration  
OEL  
R/WL  
OER  
R/WR  
SEMR  
SEML  
[3]  
[3]  
BUSYL  
INTL  
BUSYR  
INTR  
M/S  
For the most recent information, visit the Cypress web site at www.cypress.com  
Notes:  
1. See page 7 for Load Conditions.  
2. I/O –I/O for x8 devices; I/O –I/O for x9 devices.  
0
7
0
8
3. BUSY is an output in master mode and an input in slave mode.  
4. A –A for 16K; A –A for 32K devices.  
0
13  
0
14  
Cypress Semiconductor Corporation  
3901 North First Street  
San Jose  
CA 95134  
408-943-2600  
Document #: 38-06045 Rev. *B  
Revised June 23, 2004  

与CY7C017A-15JXI相关器件

型号 品牌 获取价格 描述 数据表
CY7C017A-20JC CYPRESS

获取价格

32K/16K x8, 32K/16K x9 Dual-Port Static RAM
CY7C017A-20JXC CYPRESS

获取价格

Dual-Port SRAM, 32KX9, 20ns, CMOS, PQCC68, PLASTIC, LCC-68
CY7C017AV CYPRESS

获取价格

3.3V 4K/8K/16K/32K x 8/9 Dual-Port Static RAM
CY7C017AV-20JC CYPRESS

获取价格

3.3V 4K/8K/16K/32K x 8/9 Dual-Port Static RAM
CY7C017AV-20JI CYPRESS

获取价格

3.3V 4K/8K/16K/32K x 8/9 Dual-Port Static RAM
CY7C017AV-25JC CYPRESS

获取价格

3.3V 4K/8K/16K/32K x 8/9 Dual-Port Static RAM
CY7C017V-15JCR CYPRESS

获取价格

Multi-Port SRAM, 32KX9, 15ns, CMOS, PQCC68, PLASTIC, LCC-68
CY7C017V-25JCT CYPRESS

获取价格

Dual-Port SRAM, 32KX9, 25ns, CMOS, PQCC68, PLASTIC, LCC-68
CY7C017V-25JIR CYPRESS

获取价格

Multi-Port SRAM, 32KX9, 25ns, CMOS, PQCC68, PLASTIC, LCC-68
CY7C017V-25JIT CYPRESS

获取价格

Dual-Port SRAM, 32KX9, 25ns, CMOS, PQCC68, PLASTIC, LCC-68