5秒后页面跳转
CY62158CV25 PDF预览

CY62158CV25

更新时间: 2024-11-17 22:24:27
品牌 Logo 应用领域
赛普拉斯 - CYPRESS /
页数 文件大小 规格书
12页 259K
描述
1024K x 8 MoBL Static RAM

CY62158CV25 数据手册

 浏览型号CY62158CV25的Datasheet PDF文件第2页浏览型号CY62158CV25的Datasheet PDF文件第3页浏览型号CY62158CV25的Datasheet PDF文件第4页浏览型号CY62158CV25的Datasheet PDF文件第5页浏览型号CY62158CV25的Datasheet PDF文件第6页浏览型号CY62158CV25的Datasheet PDF文件第7页 
CY62158CV25/30/33  
MoBL™  
1024K x 8 MoBL Static RAM  
in portable applications such as cellular telephones. The de-  
vice also has an automatic power-down feature that signifi-  
cantly reduces power consumption by 80% when addresses  
are not toggling. The device can be put into standby mode  
reducing power consumption by more than 99% when dese-  
lected (CE1 HIGH or CE2 LOW).  
Features  
High Speed  
55 ns and 70 ns availability  
Voltage range:  
CY62158CV25: 2.2V2.7V  
CY62158CV30: 2.7V3.3V  
CY62158CV33: 3.0V3.6V  
Ultra low active power  
Typical active current: 1.5 mA @ f = 1 MHz  
Writing to the device is accomplished by taking Chip Enable 1  
(CE1) and Write Enable (WE) inputs LOW and Chip Enable 2  
(CE2) HIGH. Data on the eight I/O pins (I/O0 through I/O7) is  
then written into the location specified on the address pins (A0  
through A19).  
Reading from the device is accomplished by taking Chip En-  
able 1 (CE1) and Output Enable (OE) LOW and Chip Enable  
2 (CE2) HIGH while forcing Write Enable (WE) HIGH. Under  
these conditions, the contents of the memory location speci-  
fied by the address pins will appear on the I/O pins.  
Typicalactivecurrent: 5.5mA @ f =fmax(70nsspeed)  
Low standby power  
Easy memory expansion with CE1, CE2 and OE features  
Automatic power-down when deselected  
CMOS for optimum speed/power  
The eight input/output pins (I/O0 through I/O7) are placed in a  
high-impedance state when the device is deselected (CE1  
LOW and CE2 HIGH), the outputs are disabled (OE HIGH), or  
during a write operation (CE1 LOW and CE2 HIGH and WE  
LOW).  
Functional Description  
The CY62158CV25/30/33 are high-performance CMOS static  
RAMs organized as 1024K words by 8 bits. This device fea-  
tures advanced circuit design to provide ultra-low active cur-  
rent. This is ideal for providing More Battery Life(MoBL)  
The CY62158CV25/30/33 are available in a 48-ball FBGA  
package.  
Logic Block Diagram  
I/O  
I/O  
I/O  
I/O  
I/O  
I/O  
I/O  
0
Data in Drivers  
A
0
1
2
3
4
5
6
7
8
1
2
3
4
5
A
A
A
A
A
A
1024K x 8  
ARRAY  
A
A
A
9
10  
11  
A
A
A
12  
6
7
POWER  
DOWN  
COLUMN  
DECODER  
CE1  
CE2  
I/O  
WE  
OE  
Cypress Semiconductor Corporation  
3901 North First Street  
San Jose  
CA 95134  
408-943-2600  
Document #: 38-05019 Rev. *C  
Revised April 24, 2002  

与CY62158CV25相关器件

型号 品牌 获取价格 描述 数据表
CY62158CV25LL-55BAI ETC

获取价格

x8 SRAM
CY62158CV25LL-70BAI CYPRESS

获取价格

1024K x 8 MoBL Static RAM
CY62158CV25LL-70BAIT CYPRESS

获取价格

Standard SRAM, 1MX8, 70ns, CMOS, PBGA48, 6 X 10 MM, 1.20 MM HEIGHT, FBGA-48
CY62158CV30 CYPRESS

获取价格

1024K x 8 MoBL Static RAM
CY62158CV30LL-55BAI CYPRESS

获取价格

1024K x 8 MoBL Static RAM
CY62158CV30LL-70BAI CYPRESS

获取价格

1024K x 8 MoBL Static RAM
CY62158CV30LL-70BAIT CYPRESS

获取价格

暂无描述
CY62158CV33 CYPRESS

获取价格

1024K x 8 MoBL Static RAM
CY62158CV33LL-55BAI CYPRESS

获取价格

1024K x 8 MoBL Static RAM
CY62158CV33LL-70BAI CYPRESS

获取价格

1024K x 8 MoBL Static RAM