CY62148BNLL-70SXC

更新时间： 2024-02-14 19:03:54

品牌	Logo	应用领域
赛普拉斯 - CYPRESS		/
页数	文件大小	规格书
10页	319K
描述
4-Mbit (512K x 8) Static RAM

阅读下载

中文翻译

获取价格

数据手册
替代型号

如果您发现信息不准确，欢迎纠错

CY62148BNLL-70SXC 数据手册

浏览型号CY62148BNLL-70SXC的Datasheet PDF文件第2页

浏览型号CY62148BNLL-70SXC的Datasheet PDF文件第3页

浏览型号CY62148BNLL-70SXC的Datasheet PDF文件第4页

浏览型号CY62148BNLL-70SXC的Datasheet PDF文件第5页

浏览型号CY62148BNLL-70SXC的Datasheet PDF文件第6页

浏览型号CY62148BNLL-70SXC的Datasheet PDF文件第7页

CY62148BN MoBL^®

4-Mbit (512K x 8) Static RAM

Functional Description

Features

• High Speed

The CY62148BN is a high-performance CMOS static RAM

organized as 512K words by 8 bits. Easy memory expansion

is provided by an active LOW Chip Enable (CE), an active

LOW Output Enable (OE), and three-state drivers. This device

has an automatic power-down feature that reduces power

consumption by more than 99% when deselected.

— 70 ns

• 4.5V–5.5V operation

• Low active power

— Typical active current: 2.5 mA @ f = 1 MHz

— Typical active current:12.5 mA @ f = f_max(70 ns)

• Low standby current

Writing to the device is accomplished by taking Chip Enable

(CE) and Write Enable (WE) inputs LOW. Data on the eight I/O

pins (I/O₀through I/O₇) is then written into the location

specified on the address pins (A₀through A₁₈).

• Automatic power-down when deselected

• TTL-compatible inputs and outputs

• Easy memory expansion with CE and OE features

• CMOS for optimum speed/power

Reading from the device is accomplished by taking Chip

Enable (CE) and Output Enable (OE) LOW while forcing Write

Enable (WE) HIGH for read. Under these conditions, the

contents of the memory location specified by the address pins

will appear on the I/O pins.

• Available in standard lead-free and non-lead-free

32-lead (450-mil) SOIC, 32-lead TSOP II and 32-lead

Reverse TSOP II packages

The eight input/output pins (I/O₀through I/O₇) are placed in a

high-impedance state when the device is deselected (CE

HIGH), the outputs are disabled (OE HIGH), or during a write

operation (CE LOW, and WE LOW).

Logic Block Diagram

I/O

INPUT BUFFER

I/O

512K x 8

ARRAY

I/O

POWER

DOWN

COLUMN

DECODER

I/O

Cypress Semiconductor Corporation

Document #: 001-06517 Rev. *A

•

198 Champion Court

•

San Jose, CA 95134-1709

•

408-943-2600

Revised August 2, 2006

[+] Feedback

12 3 4 5 6 7...10

中文翻译

下载PDF

CY62148BNLL-70SXC 替代型号

型号	品牌	替代类型	描述	数据表
CY62148ELL-45SXI	CYPRESS	功能相似	Standard SRAM, 512KX8, 45ns, CMOS, PDSO32, 0.450 INCH, LEAD FREE, SOIC-32
CY62148BLL-70SC	CYPRESS	功能相似	512K x 8 Static RAM
TC554001AF-70L	TOSHIBA	功能相似	524,228 WORDS x 8 BIT STATIC RAM

与CY62148BNLL-70SXC相关器件

型号	品牌	获取价格	描述	数据表
CY62148BNLL-70SXCT	CYPRESS	获取价格	暂无描述
CY62148BNLL-70SXI	CYPRESS	获取价格	4-Mbit (512K x 8) Static RAM
CY62148BNLL-70SXIT	CYPRESS	获取价格	Standard SRAM, 512KX8, 70ns, CMOS, PDSO32,
CY62148BNLL-70ZC	CYPRESS	获取价格	4-Mbit (512K x 8) Static RAM
CY62148BNLL-70ZI	CYPRESS	获取价格	4-Mbit (512K x 8) Static RAM
CY62148BNLL-70ZRC	CYPRESS	获取价格	4-Mbit (512K x 8) Static RAM
CY62148BNLL-70ZRI	CYPRESS	获取价格	4-Mbit (512K x 8) Static RAM
CY62148BNLL-70ZXC	CYPRESS	获取价格	4-Mbit (512K x 8) Static RAM
CY62148BNLL-70ZXI	CYPRESS	获取价格	4-Mbit (512K x 8) Static RAM
CY62148BNSL-70SXI	CYPRESS	获取价格	4-Mbit (512K x 8) Static RAM

与CY62148BNLL-70SXC相关文章

2N3500：一款多用途NPN硅晶体管的全面解析
2024-07-02

2
最详细资料解析：BA5917AFP参数说明、引脚说明
2024-07-02

2
MAX232IDR数据手册：产品特性、电气参数、替代型号推荐
2024-07-02

1
2N7002DW数据手册：参数解读、引脚信息、替代型号推荐
2024-07-02

1

产品中心

服务支持

精选活动

关于我们

帮助中心

CY62148BNLL-70SXC

CY62148BNLL-70SXC 数据手册

CY62148BNLL-70SXC 替代型号

与CY62148BNLL-70SXC相关器件

与CY62148BNLL-70SXC相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

CY62148BNLL-70SXC

CY62148BNLL-70SXC 数据手册

CY62148BNLL-70SXC 替代型号

与CY62148BNLL-70SXC相关器件

与CY62148BNLL-70SXC相关文章

您还可以找

您在本页遇到什么问题？