5秒后页面跳转
CY62148BNSL-70SXI PDF预览

CY62148BNSL-70SXI

更新时间: 2024-11-20 04:53:27
品牌 Logo 应用领域
赛普拉斯 - CYPRESS /
页数 文件大小 规格书
9页 525K
描述
4-Mbit (512K x 8) Static RAM

CY62148BNSL-70SXI 技术参数

是否Rohs认证: 符合生命周期:Obsolete
零件包装代码:SOIC包装说明:0.450 INCH, LEAD FREE, SOIC-32
针数:32Reach Compliance Code:unknown
ECCN代码:3A991.B.2.AHTS代码:8542.32.00.41
风险等级:5.65最长访问时间:70 ns
I/O 类型:COMMONJESD-30 代码:R-PDSO-G32
JESD-609代码:e4长度:20.4465 mm
内存密度:4194304 bit内存集成电路类型:STANDARD SRAM
内存宽度:8湿度敏感等级:3
功能数量:1端子数量:32
字数:524288 words字数代码:512000
工作模式:ASYNCHRONOUS最高工作温度:85 °C
最低工作温度:-40 °C组织:512KX8
输出特性:3-STATE封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装等效代码:SOP32,.5
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
并行/串行:PARALLEL电源:5 V
认证状态:Not Qualified座面最大高度:2.997 mm
最大待机电流:0.0015 A最小待机电流:4.5 V
子类别:SRAMs最大压摆率:0.02 mA
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):4.5 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
宽度:11.303 mmBase Number Matches:1

CY62148BNSL-70SXI 数据手册

 浏览型号CY62148BNSL-70SXI的Datasheet PDF文件第2页浏览型号CY62148BNSL-70SXI的Datasheet PDF文件第3页浏览型号CY62148BNSL-70SXI的Datasheet PDF文件第4页浏览型号CY62148BNSL-70SXI的Datasheet PDF文件第5页浏览型号CY62148BNSL-70SXI的Datasheet PDF文件第6页浏览型号CY62148BNSL-70SXI的Datasheet PDF文件第7页 
CY62148BN MoBL®  
4-Mbit (512K x 8) Static RAM  
Features  
Functional Description  
• 4.5V–5.5V operation  
The CY62148BN is a high performance CMOS static RAM  
organized as 512K words by 8 bits. Easy memory expansion  
is provided by an active LOW Chip Enable (CE), an active  
LOW Output Enable (OE), and tri-state drivers. This device  
has an automatic power down feature that reduces power  
consumption by more than 99% when deselected.  
• Low active power  
— Typical active current: 2.5 mA @ f = 1 MHz  
— Typical active current:12.5 mA @ f = fmax  
• Low standby current  
To write to the device, take Chip Enable (CE) and Write Enable  
(WE) inputs LOW. Data on the eight I/O pins (I/O0 through  
I/O7) is then written into the location specified on the address  
pins (A0 through A18).  
• Automatic power down when deselected  
• TTL-compatible inputs and outputs  
• Easy memory expansion with CE and OE features  
• CMOS for optimum speed and power  
To read from the device, take Chip Enable (CE) and Output  
Enable (OE) LOW while forcing Write Enable (WE) HIGH for  
read. Under these conditions, the contents of the memory  
location specified by the address pins appear on the I/O pins.  
• Available in standard Pb-free and non Pb-free 32-lead  
(450-mil) SOIC and 32-lead TSOP II packages  
The eight input/output pins (I/O0 through I/O7) go into a  
high-impedance state when the device is deselected (CE  
HIGH), the outputs are disabled (OE HIGH), or a write  
operation is in progress (CE LOW and WE LOW).  
Logic Block Diagram  
I/O  
0
INPUT BUFFER  
I/O  
I/O  
1
2
A
0
A
1
A
4
A
5
A
6
I/O  
I/O  
I/O  
3
4
5
512K x 8  
ARRAY  
A
7
A
12  
A
14  
A
16  
A
17  
I/O  
6
7
POWER  
DOWN  
COLUMN  
DECODER  
CE  
I/O  
WE  
OE  
Cypress Semiconductor Corporation  
Document #: 001-06517 Rev. *B  
198 Champion Court  
San Jose, CA 95134-1709  
408-943-2600  
Revised March 1, 2007  
[+] Feedback  

与CY62148BNSL-70SXI相关器件

型号 品牌 获取价格 描述 数据表
CY62148CV25 CYPRESS

获取价格

512K x 8 MoBL Static RAM
CY62148CV25LL-55BAI CYPRESS

获取价格

512K x 8 MoBL Static RAM
CY62148CV25LL-55BVI CYPRESS

获取价格

512K x 8 MoBL Static RAM
CY62148CV25LL-70BAI CYPRESS

获取价格

512K x 8 MoBL Static RAM
CY62148CV25LL-70BVI CYPRESS

获取价格

512K x 8 MoBL Static RAM
CY62148CV25LL-70BVIT CYPRESS

获取价格

Standard SRAM, 512KX8, 70ns, CMOS, PBGA36, 6 X 8 MM, 1 MM HEIGHT, VFBGA-36
CY62148CV30 CYPRESS

获取价格

512K x 8 MoBL Static RAM
CY62148CV30LL-55BAI CYPRESS

获取价格

512K x 8 MoBL Static RAM
CY62148CV30LL-55BAIT CYPRESS

获取价格

Standard SRAM, 512KX8, 55ns, CMOS, PBGA36, 7 X 8.50 MM, 1.20 MM HEIGHT, FPBGA-36
CY62148CV30LL-55BVI CYPRESS

获取价格

512K x 8 MoBL Static RAM