5秒后页面跳转
CY2DP1504ZXC PDF预览

CY2DP1504ZXC

更新时间: 2024-10-01 09:41:51
品牌 Logo 应用领域
赛普拉斯 - CYPRESS 时钟
页数 文件大小 规格书
14页 296K
描述
1:4 LVPECL Fanout Buffer with Selectable Clock Input

CY2DP1504ZXC 技术参数

是否Rohs认证: 符合生命周期:Obsolete
零件包装代码:TSSOP包装说明:TSSOP-20
针数:20Reach Compliance Code:compliant
ECCN代码:EAR99HTS代码:8542.31.00.01
Factory Lead Time:1 week风险等级:5.4
系列:2DL输入调节:DIFFERENTIAL MUX
JESD-30 代码:R-PDSO-G20JESD-609代码:e3
长度:6.5 mm逻辑集成电路类型:LOW SKEW CLOCK DRIVER
湿度敏感等级:3功能数量:1
反相输出次数:端子数量:20
实输出次数:4最高工作温度:70 °C
最低工作温度:封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装等效代码:TSSOP20,.25
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
峰值回流温度(摄氏度):260电源:2.5,3.3 V
Prop。Delay @ Nom-Sup:0.48 ns传播延迟(tpd):0.48 ns
认证状态:Not QualifiedSame Edge Skew-Max(tskwd):0.03 ns
座面最大高度:1.1 mm子类别:Clock Drivers
最大供电电压 (Vsup):2.625 V最小供电电压 (Vsup):2.375 V
标称供电电压 (Vsup):2.5 V表面贴装:YES
温度等级:COMMERCIAL端子面层:Matte Tin (Sn)
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
宽度:4.4 mm最小 fmax:1500 MHz
Base Number Matches:1

CY2DP1504ZXC 数据手册

 浏览型号CY2DP1504ZXC的Datasheet PDF文件第2页浏览型号CY2DP1504ZXC的Datasheet PDF文件第3页浏览型号CY2DP1504ZXC的Datasheet PDF文件第4页浏览型号CY2DP1504ZXC的Datasheet PDF文件第5页浏览型号CY2DP1504ZXC的Datasheet PDF文件第6页浏览型号CY2DP1504ZXC的Datasheet PDF文件第7页 
CY2DP1504  
1:4 LVPECL Fanout Buffer  
with Selectable Clock Input  
Features  
Functional Description  
Select one of two low-voltage positive emitter-coupled logic  
(LVPECL) input pairs to distribute to four LVPECL output pairs  
The CY2DP1504 is an ultra-low noise, low-skew,  
low-propagation delay 1:4 LVPECL fanout buffer targeted to  
meet the requirements of high-speed clock distribution  
applications. The CY2DP1504 can select between two separate  
LVPECL input clock pairs using the IN_SEL pin. The  
synchronous clock enable function ensures glitch-free output  
transitions during enable and disable periods. The device has a  
fully differential internal architecture that is optimized to achieve  
low additive jitter and low skew at operating frequencies of up to  
1.5 GHz.  
30 ps maximum output-to-output skew  
480-ps maximum propagation delay  
0.15-ps maximum additive RMS phase jitter at 156.25 MHz  
(12-kHz to 20-MHz offset)  
Up to 1.5-GHz operation  
Synchronous clock enable function  
20-pin thin shrunk small outline package (TSSOP)  
2.5-V or 3.3-V operating voltage[1]  
Commercial and industrial operating temperature range  
Logic Block Diagram  
Q0  
Q0#  
VDD  
VSS  
Q1  
Q1#  
IN0  
IN0#  
Q2  
Q2#  
IN1  
IN1#  
Q3  
Q3#  
IN_SEL  
100k  
VDD  
100k  
Q
D
CLK_EN  
Note  
1. Input AC-coupling capacitors are required for voltage-translation applications.  
Cypress Semiconductor Corporation  
Document Number: 001-56215 Rev. *F  
198 Champion Court  
San Jose, CA 95134-1709  
408-943-2600  
Revised January 10, 2011  
[+] Feedback  

CY2DP1504ZXC 替代型号

型号 品牌 替代类型 描述 数据表
CY2DP1504ZXCT CYPRESS

完全替代

1:4 LVPECL Fanout Buffer with Selectable Clock Input
CY2DP1504ZXIT CYPRESS

类似代替

1:4 LVPECL Fanout Buffer with Selectable Clock Input
CY2DP814ZC CYPRESS

类似代替

1:4 Clock Fanout Buffer

与CY2DP1504ZXC相关器件

型号 品牌 获取价格 描述 数据表
CY2DP1504ZXCT CYPRESS

获取价格

1:4 LVPECL Fanout Buffer with Selectable Clock Input
CY2DP1504ZXI CYPRESS

获取价格

1:4 LVPECL Fanout Buffer with Selectable Clock Input
CY2DP1504ZXIT CYPRESS

获取价格

1:4 LVPECL Fanout Buffer with Selectable Clock Input
CY2DP1510 CYPRESS

获取价格

1:10 LVPECL Fanout Buffer with Selectable Clock Input
CY2DP1510AXC CYPRESS

获取价格

1:10 LVPECL Fanout Buffer with Selectable Clock Input
CY2DP1510AXCT CYPRESS

获取价格

1:10 LVPECL Fanout Buffer with Selectable Clock Input
CY2DP1510AXI CYPRESS

获取价格

1:10 LVPECL Fanout Buffer with Selectable Clock Input
CY2DP1510AXIT CYPRESS

获取价格

1:10 LVPECL Fanout Buffer with Selectable Clock Input
CY2DP3110 CYPRESS

获取价格

1 of 2:10 Differential Clock/Data Fanout Buffer
CY2DP3110AI CYPRESS

获取价格

1 of 2:10 Differential Clock/Data Fanout Buffer