5秒后页面跳转
CY2310ANZ_05 PDF预览

CY2310ANZ_05

更新时间: 2024-02-27 05:08:59
品牌 Logo 应用领域
赛普拉斯 - CYPRESS 动态存储器PC
页数 文件大小 规格书
8页 188K
描述
3.3V SDRAM Buffer for Mobile PCs with 4 SO-DIMMs

CY2310ANZ_05 数据手册

 浏览型号CY2310ANZ_05的Datasheet PDF文件第2页浏览型号CY2310ANZ_05的Datasheet PDF文件第3页浏览型号CY2310ANZ_05的Datasheet PDF文件第4页浏览型号CY2310ANZ_05的Datasheet PDF文件第5页浏览型号CY2310ANZ_05的Datasheet PDF文件第6页浏览型号CY2310ANZ_05的Datasheet PDF文件第7页 
1CY2310NZCY2310  
NZCY2310ANZ  
CY2310ANZ  
3.3V SDRAM Buffer for Mobile PCs  
with 4 SO-DIMMs  
Features  
Functional Description  
• One input to 10 output buffer/driver  
• Supports up to four SDRAM SO-DIMMs  
• Two additional outputs for feedback  
• Serial interface for output control  
• Low skew outputs  
The CY2310ANZ is a 3.3V buffer designed to distribute  
high-speed clocks in mobile PC applications. The part has 10  
outputs, 8 of which can be used to drive up to four SDRAM  
SO-DIMMs, and the remaining can be used for external  
feedback to a PLL. The device operates at 3.3V and outputs  
can run up to 100 MHz, thus making it compatible with  
Pentium II® processors. The CY2310ANZ can be used in  
conjunction with the CY2281 or similar clock synthesizer for a  
full Pentium II motherboard solution.  
• Up to 100-MHz operation  
• Multiple VDD and VSS pins for noise reduction  
• Dedicated OE pin for testing  
• Space-saving 28-pin SSOP package  
• 3.3V operation  
The CY2310ANZ also includes a serial interface which can  
enable or disable each output clock. On power-up, all output  
clocks are enabled. A separate Output Enable pin facilitates  
testing on ATE.  
Block Diagram  
Pin Configuration  
28-pin SSOP  
Top View  
BUF_IN  
VDD  
1
28  
27  
VDD  
SDRAM0  
SDRAM1  
2
SDRAM0  
SDRAM1  
VSS  
VDD  
SDRAM2  
SDRAM3  
VSS  
BUF_IN  
VDD  
SDRAM7  
SDRAM6  
VSS  
3
26  
25  
24  
23  
22  
21  
20  
19  
18  
17  
16  
15  
SDRAM2  
SDRAM3  
4
5
VDD  
SDATA  
6
SDRAM4  
SDRAM5  
SDRAM6  
SDRAM7  
SDRAM8  
SDRAM5  
SDRAM4  
VSS  
OE  
VDD  
SDRAM9  
VSS  
VSSIIC  
SCLOCK  
Serial Interface  
Decoding  
7
8
9
SCLOCK  
10  
11  
12  
13  
14  
SDRAM8  
SDRAM9  
VSS  
VDDIIC  
SDATA  
OE  
Cypress Semiconductor Corporation  
Document #: 38-07142 Rev. *B  
3901 North First Street  
San Jose, CA 95134  
408-943-2600  
Revised January 19, 2005  

与CY2310ANZ_05相关器件

型号 品牌 获取价格 描述 数据表
CY2310ANZ_09 CYPRESS

获取价格

3.3V SDRAM Buffer for Mobile PCs with 4 SO-DIMMs
CY2310ANZPVC-1 CYPRESS

获取价格

3.3V SDRAM Buffer for Mobile PCs with 4 SO-DIMMs
CY2310ANZPVC-1T CYPRESS

获取价格

3.3V SDRAM Buffer for Mobile PCs with 4 SO-DIMMs
CY2310ANZPVXC-1 CYPRESS

获取价格

3.3V SDRAM Buffer for Mobile PCs with 4 SO-DIMMs
CY2310ANZPVXC-1T CYPRESS

获取价格

3.3V SDRAM Buffer for Mobile PCs with 4 SO-DIMMs
CY2310BNZ ETC

获取价格

Clocks and Buffers
CY2310BNZPVC-1 CYPRESS

获取价格

Low Skew Clock Driver, 2310 Series, 10 True Output(s), 0 Inverted Output(s), CMOS, PDSO28,
CY2310BNZPVC-1T CYPRESS

获取价格

Low Skew Clock Driver, 2310 Series, 10 True Output(s), 0 Inverted Output(s), CMOS, PDSO28,
CY2310BNZPVI-1 CYPRESS

获取价格

Low Skew Clock Driver, 2310 Series, 10 True Output(s), 0 Inverted Output(s), PDSO28, 5.30
CY2310NZPVC-1 CYPRESS

获取价格

Low Skew Clock Driver, 2310 Series, 10 True Output(s), 0 Inverted Output(s), CMOS, PDSO28,