CY2310ANZPVXC-1

更新时间： 2024-11-08 21:54:31

品牌	Logo	应用领域
赛普拉斯 - CYPRESS		动态存储器 PC
页数	文件大小	规格书
15页	303K
描述
3.3V SDRAM Buffer for Mobile PCs with 4 SO-DIMMs

阅读下载

中文翻译

获取价格

数据手册
替代型号

如果您发现信息不准确，欢迎纠错

CY2310ANZPVXC-1 数据手册

1CY7C139

fax id: 5204

CY7C138

CY7C139

4K x 8/9 Dual-Port Static RAM

are included on the CY7C138/9 to handle situations when mul-

tiple processors access the same piece of data. Two ports are

provided permitting independent, asynchronous access for

reads and writes to any location in memory. The CY7C138/9

can be utilized as a standalone 8/9-bit dual-port static RAM or

multiple devices can be combined in order to function as a

16/18-bit or wider master/slave dual-port static RAM. An M/S

pin is provided for implementing 16/18-bit or wider memory

applications without the need for separate master and slave

devices or additional discrete logic. Application areas include

interprocessor/multiprocessor designs, communications sta-

tus buffering, and dual-port video/graphics memory.

Features

• True Dual-Ported memory cells which allow

simultaneous reads of the same memory location

• 4K x 8 organization (CY7C138)

• 4K x 9 organization (CY7C139)

• 0.65-micron CMOS for optimum speed/power

• High-speed access: 15 ns

• Low operating power: I = 160 mA (max.)

• Fully asynchronous operation

• Automatic power-down

• TTL compatible

• Expandable data bus to 32/36 bits or more using

Master/Slave chip select when using more than one

device

• On-chip arbitration logic

• Semaphores included to permit software handshaking

between ports

Each port has independent control pins: chip enable (CE),

read or write enable (R/W), and output enable (OE). Twoflags are

provided on each port (BUSY and INT). BUSY signals that the port is

trying to access the same location currently being accessed by the

other port. The interrupt flag (INT) permits communication between

ports or systems by means of a mail box. The semaphores are used

to pass a flag, or token, from one port to the other to indicate that a

shared resource is in use. The semaphore logic is comprised of eight

shared latches. Only one side can control the latch (semaphore) at

any time. Control of a semaphore indicates that a shared resource is

in use. An automatic power-down feature is controlled independently

on each port by a chip enable (CE) pin or SEM pin.

• INT flag for port-to-port communication

• Available in 68-pin PLCC

Functional Description

The CY7C138 and CY7C139 are available in a 68-pin PLCC.

The CY7C138 and CY7C139 are high-speed CMOS 4K x 8

and 4K x 9 dual-port static RAMs. Various arbitration schemes

Logic BlockDiagram

R/W

I/O

(7C139)

BUSY

I/O (7C139)

I/O

CONTROL

I/O

CONTROL

I/O

[1, 2]

BUSY

11L

11R

ADDRESS

DECODER

ADDRESS

DECODER

MEMORY

ARRAY

INTERRUPT

SEMAPHORE

ARBITRATION

R/W

SEM

[2]

INT

C138-1

INT

M/S

Notes:

1. BUSY is an output in master mode and an input in slave mode.

2. Interrupt: push-pull output and requires no pull-up resistor.

Cypress Semiconductor Corporation

•

3901 North First Street

•

San Jose

•

CA 95134

•

408-943-2600

November 1996

12 3 4 5 6 7...15

中文翻译

下载PDF

CY2310ANZPVXC-1 替代型号

型号	品牌	替代类型	描述	数据表
CY2310ANZPVC-1T	CYPRESS	完全替代	3.3V SDRAM Buffer for Mobile PCs with 4 SO-DIMMs
CY2310ANZPVC-1	CYPRESS	完全替代	3.3V SDRAM Buffer for Mobile PCs with 4 SO-DIMMs
CDC319DB	TI	类似代替	1-LINE TO 10-LINE CLOCK DRIVER WITH I2C CONTROL INTERFACE

与CY2310ANZPVXC-1相关器件

型号	品牌	获取价格	描述	数据表
CY2310ANZPVXC-1T	CYPRESS	获取价格	3.3V SDRAM Buffer for Mobile PCs with 4 SO-DIMMs
CY2310BNZ	ETC	获取价格	Clocks and Buffers
CY2310BNZPVC-1	CYPRESS	获取价格	Low Skew Clock Driver, 2310 Series, 10 True Output(s), 0 Inverted Output(s), CMOS, PDSO28,
CY2310BNZPVC-1T	CYPRESS	获取价格	Low Skew Clock Driver, 2310 Series, 10 True Output(s), 0 Inverted Output(s), CMOS, PDSO28,
CY2310BNZPVI-1	CYPRESS	获取价格	Low Skew Clock Driver, 2310 Series, 10 True Output(s), 0 Inverted Output(s), PDSO28, 5.30
CY2310NZPVC-1	CYPRESS	获取价格	Low Skew Clock Driver, 2310 Series, 10 True Output(s), 0 Inverted Output(s), CMOS, PDSO28,
CY2313ANZ	CYPRESS	获取价格	13 Output, 3.3V SDRAM Buffer for Desktop PCs with 3 DIMMs
CY2313ANZ_07	CYPRESS	获取价格	13 Output, 3.3V SDRAM Buffer for Desktop PCs with 3 DIMMs
CY2313ANZSC-1	CYPRESS	获取价格	13 Output, 3.3V SDRAM Buffer for Desktop PCs with 3 DIMMs
CY2313ANZSC-1T	CYPRESS	获取价格	暂无描述

与CY2310ANZPVXC-1相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

22
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

21
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

47
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

39

产品中心

服务支持

精选活动

关于我们

帮助中心

CY2310ANZPVXC-1

CY2310ANZPVXC-1 数据手册

CY2310ANZPVXC-1 替代型号

与CY2310ANZPVXC-1相关器件

与CY2310ANZPVXC-1相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

CY2310ANZPVXC-1

CY2310ANZPVXC-1 数据手册

CY2310ANZPVXC-1 替代型号

与CY2310ANZPVXC-1相关器件

与CY2310ANZPVXC-1相关文章

您还可以找

您在本页遇到什么问题？