Datasheet > CY2310ANZPVC-1T

CY2310ANZPVC-1T

更新时间： 2024-01-18 19:06:11

品牌	Logo	应用领域
赛普拉斯 - CYPRESS		动态存储器 PC
页数	文件大小	规格书
15页	303K
描述
3.3V SDRAM Buffer for Mobile PCs with 4 SO-DIMMs

阅读下载

中文翻译

获取价格

技术参数
数据手册
替代型号

如果您发现信息不准确，欢迎纠错

CY2310ANZPVC-1T 技术参数

是否Rohs认证：	不符合	生命周期：	Obsolete
零件包装代码：	SSOP	包装说明：	SSOP, SSOP28,.3
针数：	28	Reach Compliance Code：	not_compliant
ECCN代码：	EAR99	HTS代码：	8542.31.00.01
风险等级：	5.75	系列：	2310
输入调节：	STANDARD	JESD-30 代码：	R-PDSO-G28
JESD-609代码：	e0	长度：	10.2 mm
逻辑集成电路类型：	LOW SKEW CLOCK DRIVER	最大I（ol）：	0.025 A
湿度敏感等级：	3	功能数量：	1
反相输出次数：		端子数量：	28
实输出次数：	10	最高工作温度：	70 °C
最低工作温度：		输出特性：	3-STATE
封装主体材料：	PLASTIC/EPOXY	封装代码：	SSOP
封装等效代码：	SSOP28,.3	封装形状：	RECTANGULAR
封装形式：	SMALL OUTLINE, SHRINK PITCH	峰值回流温度（摄氏度）：	220
电源：	3.3 V	Prop。Delay @ Nom-Sup：	5 ns
传播延迟（tpd）：	5 ns	认证状态：	Not Qualified
Same Edge Skew-Max（tskwd）：	0.25 ns	座面最大高度：	2 mm
子类别：	Clock Drivers	最大供电电压 (Vsup)：	3.465 V
最小供电电压 (Vsup)：	3.135 V	标称供电电压 (Vsup)：	3.3 V
表面贴装：	YES	温度等级：	COMMERCIAL
端子面层：	TIN LEAD	端子形式：	GULL WING
端子节距：	0.65 mm	端子位置：	DUAL
处于峰值回流温度下的最长时间：	NOT SPECIFIED	宽度：	5.3 mm
最小 fmax：	100 MHz	Base Number Matches：	1

CY2310ANZPVC-1T 数据手册

1CY7C139

fax id: 5204

CY7C138

CY7C139

4K x 8/9 Dual-Port Static RAM

are included on the CY7C138/9 to handle situations when mul-

tiple processors access the same piece of data. Two ports are

provided permitting independent, asynchronous access for

reads and writes to any location in memory. The CY7C138/9

can be utilized as a standalone 8/9-bit dual-port static RAM or

multiple devices can be combined in order to function as a

16/18-bit or wider master/slave dual-port static RAM. An M/S

pin is provided for implementing 16/18-bit or wider memory

applications without the need for separate master and slave

devices or additional discrete logic. Application areas include

interprocessor/multiprocessor designs, communications sta-

tus buffering, and dual-port video/graphics memory.

Features

• True Dual-Ported memory cells which allow

simultaneous reads of the same memory location

• 4K x 8 organization (CY7C138)

• 4K x 9 organization (CY7C139)

• 0.65-micron CMOS for optimum speed/power

• High-speed access: 15 ns

• Low operating power: I = 160 mA (max.)

• Fully asynchronous operation

• Automatic power-down

• TTL compatible

• Expandable data bus to 32/36 bits or more using

Master/Slave chip select when using more than one

device

• On-chip arbitration logic

• Semaphores included to permit software handshaking

between ports

Each port has independent control pins: chip enable (CE),

read or write enable (R/W), and output enable (OE). Twoflags are

provided on each port (BUSY and INT). BUSY signals that the port is

trying to access the same location currently being accessed by the

other port. The interrupt flag (INT) permits communication between

ports or systems by means of a mail box. The semaphores are used

to pass a flag, or token, from one port to the other to indicate that a

shared resource is in use. The semaphore logic is comprised of eight

shared latches. Only one side can control the latch (semaphore) at

any time. Control of a semaphore indicates that a shared resource is

in use. An automatic power-down feature is controlled independently

on each port by a chip enable (CE) pin or SEM pin.

• INT flag for port-to-port communication

• Available in 68-pin PLCC

Functional Description

The CY7C138 and CY7C139 are available in a 68-pin PLCC.

The CY7C138 and CY7C139 are high-speed CMOS 4K x 8

and 4K x 9 dual-port static RAMs. Various arbitration schemes

Logic BlockDiagram

R/W

I/O

(7C139)

BUSY

I/O (7C139)

I/O

CONTROL

I/O

CONTROL

I/O

[1, 2]

BUSY

11L

11R

ADDRESS

DECODER

ADDRESS

DECODER

MEMORY

ARRAY

INTERRUPT

SEMAPHORE

ARBITRATION

R/W

SEM

[2]

INT

C138-1

INT

M/S

Notes:

1. BUSY is an output in master mode and an input in slave mode.

2. Interrupt: push-pull output and requires no pull-up resistor.

Cypress Semiconductor Corporation

•

3901 North First Street

•

San Jose

•

CA 95134

•

408-943-2600

November 1996

12 3 4 5 6 7...15

中文翻译

下载PDF

CY2310ANZPVC-1T 替代型号

型号	品牌	替代类型	描述	数据表
CY2310ANZPVXC-1	CYPRESS	完全替代	3.3V SDRAM Buffer for Mobile PCs with 4 SO-DIMMs
PI6C182BH	PERICOM	功能相似	Precision 1-10 Clock Buffer

与CY2310ANZPVC-1T相关器件

型号	品牌	获取价格	描述	数据表
CY2310ANZPVXC-1	CYPRESS	获取价格	3.3V SDRAM Buffer for Mobile PCs with 4 SO-DIMMs
CY2310ANZPVXC-1T	CYPRESS	获取价格	3.3V SDRAM Buffer for Mobile PCs with 4 SO-DIMMs
CY2310BNZ	ETC	获取价格	Clocks and Buffers
CY2310BNZPVC-1	CYPRESS	获取价格	Low Skew Clock Driver, 2310 Series, 10 True Output(s), 0 Inverted Output(s), CMOS, PDSO28,
CY2310BNZPVC-1T	CYPRESS	获取价格	Low Skew Clock Driver, 2310 Series, 10 True Output(s), 0 Inverted Output(s), CMOS, PDSO28,
CY2310BNZPVI-1	CYPRESS	获取价格	Low Skew Clock Driver, 2310 Series, 10 True Output(s), 0 Inverted Output(s), PDSO28, 5.30
CY2310NZPVC-1	CYPRESS	获取价格	Low Skew Clock Driver, 2310 Series, 10 True Output(s), 0 Inverted Output(s), CMOS, PDSO28,
CY2313ANZ	CYPRESS	获取价格	13 Output, 3.3V SDRAM Buffer for Desktop PCs with 3 DIMMs
CY2313ANZ_07	CYPRESS	获取价格	13 Output, 3.3V SDRAM Buffer for Desktop PCs with 3 DIMMs
CY2313ANZSC-1	CYPRESS	获取价格	13 Output, 3.3V SDRAM Buffer for Desktop PCs with 3 DIMMs

与CY2310ANZPVC-1T相关文章

REF03GPZ资料解读：主要特征、技术参数、应用场景
2024-08-05

68
一文带你了解DS28E40主要特征、安全特性、应用场景
2024-07-30

119
RT9172资料手册解读：关节特性、引脚信息、参数说明
2024-07-30

110
一文带你了解SM8760CA资料：主要参数特征
2024-07-30

104

产品中心

服务支持

精选活动

关于我们

帮助中心

CY2310ANZPVC-1T

CY2310ANZPVC-1T 技术参数

CY2310ANZPVC-1T 数据手册

CY2310ANZPVC-1T 替代型号

与CY2310ANZPVC-1T相关器件

与CY2310ANZPVC-1T相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

CY2310ANZPVC-1T

CY2310ANZPVC-1T 技术参数

CY2310ANZPVC-1T 数据手册

CY2310ANZPVC-1T 替代型号

与CY2310ANZPVC-1T相关器件

与CY2310ANZPVC-1T相关文章

您还可以找

您在本页遇到什么问题？