Datasheet > CXL5509M/P

CXL5509M/P

更新时间： 2024-11-11 23:44:43

品牌	Logo	应用领域
其他 - ETC		/
页数	文件大小	规格书
12页	152K
描述
CMOS-CCD 1H/2H Delay Line for NTSC

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

CXL5509M/P 数据手册

CXL5509M/P

CMOS-CCD 1H/2H Delay Line for NTSC

For the availability of this product, please contact the sales office.

Description

CXL5509M

16 pin SOP (Plastic)

CXL5509P

16 pin DIP (Plastic)

The CXL5509M/P is a CMOS-CCD delay line

developed for video signal processing. Usage in

conjunction with an external low-pass filter provide 1H

and 2H delay signals simultaneously (For NTSC

signals).

Features

• Single power supply (5V)

• Low power consumption 130mW (Typ.)

• Built-in peripheral circuits

• Built-in quadruple PLL circuit

• For NTSC signals

• 1 input and 2 outputs

(Outputs for both 1H and 2H delays)

Absolute Maximum Ratings (Ta = 25°C)

• Supply voltage

V^DD

°C

• Operating temperature Topr

• Storage temperature Tstg

• Allowable power dissipation

–10 to +60

–55 to +150 °C

Functions

• 906-bit (1H) and 1816-bit (2H) CCD register

• Clock driver

CXL5509M

CXL5509P

400

800

• Auto-bias circuit

• Sync tip clamp circuit

• Sample-and-hold circuit

• Quadruple PLL circuit

Recommended Operating Condition (Ta = 25°C)

Supply voltage 5 ± 5%

VDD

Structure

CMOS-CCD

Recommended Clock Conditions (Ta = 25°C)

• Input clock amplitude VCLK 0.3 to 1.0

Vp-p

(0.5Vp-p typ.)

3.579545 MHz

• Input clock waveform sine wave

• Clock frequency

fCLK

Input Signal Amplitude

VSIG 571mVp-p (Max.) (at internal clamp condition)

Blook Diagram and Pin Configuration (Top View)

Auto-bias circuit

PLL

Driver

Timing circuit

CCD

(1816bit)

Clamp circuit

906bit

1816bit

Bias circuit

Output circuit

(S/H 1bit)

Output circuit

(S/H 1bit)

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by

any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the

operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

– 1 –

E91401B7X-PS

12 3 4 5 6 7...12

中文翻译

下载PDF

与CXL5509M/P相关器件

型号	品牌	获取价格	描述	数据表
CXL5509P	SONY	获取价格	CMOS-CCD 1H/2H Delay Line for NTSC
CXL5512M	SONY	获取价格	CMOS-CCD 1H Delay Line for NTSC
CXL5512M/P	ETC	获取价格	CMOS-CCD 1H Delay Line for NTSC
CXL5512P	SONY	获取价格	CMOS-CCD 1H Delay Line for NTSC
CXL5513M	SONY	获取价格	CMOS-CCD 1H Delay Line for NTSC
CXL5513M/P	ETC	获取价格	CMOS-CCD 1H Delay Line for NTSC
CXL5513P	SONY	获取价格	CMOS-CCD 1H Delay Line for NTSC
CXL5514M	SONY	获取价格	CMOS-CCD 1H Delay Line for PAL
CXL5514M/P	ETC	获取价格	CMOS-CCD 1H Delay Line for PAL
CXL5514P	SONY	获取价格	CMOS-CCD 1H Delay Line for PAL