5秒后页面跳转
CXL5514P PDF预览

CXL5514P

更新时间: 2024-11-11 22:40:23
品牌 Logo 应用领域
索尼 - SONY 消费电路商用集成电路光电二极管
页数 文件大小 规格书
9页 146K
描述
CMOS-CCD 1H Delay Line for PAL

CXL5514P 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:DIP包装说明:DIP, DIP8,.3
针数:8Reach Compliance Code:unknown
HTS代码:8542.39.00.01风险等级:5.92
Is Samacsys:N商用集成电路类型:CONSUMER CIRCUIT
JESD-30 代码:R-PDIP-T8JESD-609代码:e0
长度:9.4 mm功能数量:1
端子数量:8最高工作温度:60 °C
最低工作温度:-10 °C封装主体材料:PLASTIC/EPOXY
封装代码:DIP封装等效代码:DIP8,.3
封装形状:RECTANGULAR封装形式:IN-LINE
峰值回流温度(摄氏度):NOT SPECIFIED电源:5 V
认证状态:Not Qualified座面最大高度:4.1 mm
子类别:Other Consumer ICs最大压摆率:20 mA
最大供电电压 (Vsup):5.25 V最小供电电压 (Vsup):4.75 V
表面贴装:NO技术:CMOS
温度等级:COMMERCIAL端子面层:Tin/Lead (Sn/Pb)
端子形式:THROUGH-HOLE端子节距:2.54 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:7.62 mmBase Number Matches:1

CXL5514P 数据手册

 浏览型号CXL5514P的Datasheet PDF文件第2页浏览型号CXL5514P的Datasheet PDF文件第3页浏览型号CXL5514P的Datasheet PDF文件第4页浏览型号CXL5514P的Datasheet PDF文件第5页浏览型号CXL5514P的Datasheet PDF文件第6页浏览型号CXL5514P的Datasheet PDF文件第7页 
CXL5514M/P  
CMOS-CCD 1H Delay Line for PAL  
Description  
CXL5514M  
CXL5514P  
The CXL5514M/P are CMOS-CCD delay line ICs  
8 pin SOP (Plastic)  
8 pin DIP (Plastic)  
designed for processing video signals. This ICs  
provide a 1H delay time for PAL signals including  
the external lowpass filter.  
Features  
Single 5V power supply  
Low power consumption  
Built-in peripheral circuit  
Built-in tripling PLL circuit  
Sync tip clamp mode  
Input Signal Amplitude  
VSIG 500mVp-p (Typ.), 575mVp-p (Max.)  
(at internal clamp condition)  
Absolute Maximum Ratings (Ta = 25°C)  
Supply voltage  
VDD  
+6  
V
°C  
°C  
Functions  
848-bit CCD register  
Clock driver  
Auto-bias circuit  
Sync tip clamp circuit  
Sample and hold circuit  
Tripling PLL circuit  
Inverted output  
Operating temperature Topr  
Storage temperature Tstg  
Allowable power dissipation  
PD  
–10 to +60  
–55 to +150  
CXL5514M 350  
CXL5514P 480  
mW  
mW  
Recommended Operating Range (Ta = 25°C)  
VDD 5V ± 5%  
Structure  
CMOS-CCD  
Recommended Clock Conditions (Ta = 25°C)  
Input clock amplitude  
VCLK 0.2 to 1.0Vp-p (0.4Vp-p Typ.  
Clock frequency 4.433619MHz  
Input clock waveform Sine wave  
)
fCLK  
Block Diagram and Pin Configuration (Top View)  
VDD  
8
VCO OUT  
7
VCO IN  
6
CLK  
5
PLL  
Auto-bias circuit  
Timing circuit  
Clock driver  
Bias circuit A  
Bias circuit B  
Clamp circuit  
CCD  
(848 bit)  
Output circuit  
(S/H 1 bit)  
1
2
3
4
IN  
AB  
OUT  
VSS  
Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by  
any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the  
operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.  
– 1 –  
E94903-ST  

与CXL5514P相关器件

型号 品牌 获取价格 描述 数据表
CXL5515M SONY

获取价格

CMOS-CCD 1H Delay Line for PAL
CXL5515M/P ETC

获取价格

CMOS-CCD 1H Delay Line for PAL
CXL5515P SONY

获取价格

CMOS-CCD 1H Delay Line for PAL
CXL5520M SONY

获取价格

CMOS-CCD Baseband 1H Delay Line
CXL5520M/P ETC

获取价格

CMOS-CCD Baseband 1H Delay Line
CXL5520P SONY

获取价格

CMOS-CCD Baseband 1H Delay Line
CXL9910 ETC

获取价格

CXL9910(用于LED日光灯T8 T10) LED恆流驅動IC(代替S
CXLD140 MAXIM

获取价格

16μA IQ, 1.2A PWM Step-Down DC-DC Converters
CXL-GP TELEDYNE

获取价格

Small, Low-Cost
CXLTG TELEDYNE

获取价格

High Stability