Datasheet > CXK77Q36B160GB

CXK77Q36B160GB

更新时间： 2024-11-07 23:44:43

品牌	Logo	应用领域
其他 - ETC		静态存储器
页数	文件大小	规格书
25页	297K
描述
MEMORY-UHS Synch SRAMs 16Meg Ultra-High-Speed Synchronous SRAM (512K x 36) (25 pages 295K Rev. 10/18/01)

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

CXK77Q36B160GB 数据手册

SONYÒ

CXK77Q36B160GB

28/33/4

16Mb LW LS R-R HSTL High Speed Synchronous SRAM (512K x 36)

Preliminary

Description

The CXK77Q36B160GB is a high speed CMOS synchronous static RAM with common I/O pins, organized as 524,288 words

by 36 bits. This synchronous SRAM integrates input registers, high speed RAM, output registers, and a one-deep write buffer

onto a single monolithic IC. Register - Register (R-R) read operations and Late Write (LW) write operations are supported, pro-

viding a high-performance user interface.

Two distinct R-R modes of operation are supported, selectable via the M2 mode pin. When M2 is “high”, this device functions

as a conventional R-R SRAM, and pin 4P functions as a conventional SA address input. When M2 is “low”, this device functions

as a Late Select (LS) R-R SRAM, and pin 4P functions as a Late Select SAS address input.

When Late Select R-R mode is selected, the SRAM is divided into two banks internally. During write operations, SAS is reg-

istered in the same cycle as the other address and control signals, and is used to select to which bank input data is ultimately

written (through one stage of write pipelining). During read operations, SAS is registered one full clock cycle after the other

address and control signals, and is used to select from which bank output data is read.

All address and control input signals except G (Output Enable) and ZZ (Sleep Mode) are registered on the rising edge of K

(Input Clock).

During read operations, output data is driven valid from the rising edge of K, one full clock cycle after all address and control

input signals (except SAS) are registered.

During write operations, input data is registered on the rising edge of K, one full clock cycle after all address and control input

signals (including SAS) are registered.

Output drivers are series terminated, and output impedance is programmable via the ZQ input pin. By connecting an external

control resistor RQ between ZQ and V , the impedance of all data output drivers can be precisely controlled.

Sleep (power down) mode control is provided through the asynchronous ZZ input. 350 MHz operation is obtained from a single

2.5V power supply. JTAG boundary scan interface is provided using a subset of IEEE standard 1149.1 protocol.

Features

•

3 Speed Bins

Cycle Time / Access Time

2.8ns / 1.5ns

-28

-33

-4

3.3ns / 1.6ns

4.0ns / 1.8ns

•

Single 2.5V power supply (V ): 2.5V ± 5%

Dedicated output supply voltage (V

): 1.5V typical

DDQ

HSTL-compatible I/O interface with dedicated input reference voltage (V ): 0.75V typical

REF

Late Write (LW) write protocol

Conventional or Late Select (LS) mode of operation, selectable via dedicated mode pin (M2)

Full read/write coherency

Byte Write capability

Two cycle deselect

Differential input clocks (K/K)

Asynchronous output enable (G)

Programmable output driver impedance

Sleep (power down) mode via dedicated mode pin (ZZ)

JTAG boundary scan (subset of IEEE standard 1149.1)

119 pin (7x17), 1.27mm pitch, 14mm x 22mm Ball Grid Array (BGA) package

16Mb LW R-R and R-R w/ LS, rev 1.0

1 / 25

October 18, 2001

12 3 4 5 6 7...25

中文翻译

下载PDF

与CXK77Q36B160GB相关器件

型号	品牌	获取价格	描述	数据表
CXK77Q36B160GB-28	SONY	获取价格	Late-Write SRAM, 512KX36, 1.5ns, CMOS, PBGA119, 14 X 22 MM, 1.27 MM PITCH, PLASTIC, BGA-11
CXK77Q36B160GB-4	SONY	获取价格	Late-Write SRAM, 512KX36, 1.8ns, CMOS, PBGA119, 14 X 22 MM, 1.27 MM PITCH, PLASTIC, BGA-11
CXK77Q36B160GB-4A	SONY	获取价格	Standard SRAM, 512KX36, 1.8ns, CMOS, PBGA119, 14 X 22 MM, 1.27 MM PITCH, BGA-119
CXK77Q36B80AGB	ETC	获取价格	MEMORY-UHS Synch SRAMs 8Meg Ultra-High-Speed Synchronous SRAM (256K x 36) (28 pages 315K R
CXK77Q36B80AGB-28	SONY	获取价格	Late-Write SRAM, 256KX36, 1.6ns, CMOS, PBGA119, 14 X 22 MM, 1.27 MM PITCH, PLASTIC, BGA-11
CXK77Q36B80AGB-33	SONY	获取价格	Late-Write SRAM, 256KX36, 1.6ns, CMOS, PBGA119, 14 X 22 MM, 1.27 MM PITCH, PLASTIC, BGA-11
CXK77Q36B80AGB-37A	SONY	获取价格	Late-Write SRAM, 256KX36, 1.6ns, CMOS, PBGA119, 14 X 22 MM, 1.27 MM PITCH, PLASTIC, BGA-11
CXK77Q36B80AGB-4	SONY	获取价格	Late-Write SRAM, 256KX36, 2ns, CMOS, PBGA119, 14 X 22 MM, 1.27 MM PITCH, PLASTIC, BGA-119
CXK77Q36B80AGB-4A	SONY	获取价格	Late-Write SRAM, 256KX36, 1.8ns, CMOS, PBGA119, 14 X 22 MM, 1.27 MM PITCH, PLASTIC, BGA-11
CXK77Q36R160GB	ETC	获取价格	MEMORY-UHS Synch SRAMs 16Meg Ultra-High-Speed

与CXK77Q36B160GB相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

21
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

20
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

44
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

38

产品中心

服务支持

精选活动

关于我们

帮助中心

CXK77Q36B160GB

CXK77Q36B160GB 数据手册

与CXK77Q36B160GB相关器件

与CXK77Q36B160GB相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

CXK77Q36B160GB

CXK77Q36B160GB 数据手册

与CXK77Q36B160GB相关器件

与CXK77Q36B160GB相关文章

您还可以找

您在本页遇到什么问题？