5秒后页面跳转
CS5581_08 PDF预览

CS5581_08

更新时间: 2022-12-28 02:28:13
品牌 Logo 应用领域
凌云 - CIRRUS /
页数 文件大小 规格书
32页 505K
描述
±2.5 V / 5 V, 200 kSps, 16-bit, High-throughput ΔΣ ADC

CS5581_08 数据手册

 浏览型号CS5581_08的Datasheet PDF文件第4页浏览型号CS5581_08的Datasheet PDF文件第5页浏览型号CS5581_08的Datasheet PDF文件第6页浏览型号CS5581_08的Datasheet PDF文件第8页浏览型号CS5581_08的Datasheet PDF文件第9页浏览型号CS5581_08的Datasheet PDF文件第10页 
3/25/08  
14:34  
CS5581  
SWITCHING CHARACTERISTICS (CONTINUED)  
T = -40 to +85 °C; V1+ = V2+ = +2.5 V, ±5%; V1- = V2- = -2.5 V, ±5%;  
A
VL - VLR = 3.3 V, ±5%, 2.5 V, ±5%, or 1.8 V, ±5%  
Input levels: Logic 0 = 0V = Low; Logic 1 = VD+ = High; CL = 15 pF.  
Parameter  
Serial Port Timing in SSC Mode (SMODE = VL)  
RDY falling to MSB stable  
Symbol  
Min  
Typ  
Max  
Unit  
t
t
-
-
-2  
-
-
MCLKs  
ns  
1
2
Data hold time after SCLK rising  
10  
Serial Clock (Out)  
(Note 11, 12)  
Pulse Width (low)  
Pulse Width (high)  
t
t
50  
50  
-
-
-
-
ns  
ns  
3
4
RDY rising after last SCLK rising  
t
-
8
-
MCLKs  
5
11. SDO and SCLK will be high impedance when CS is high. In some systems SCLK and SDO may require pull-down  
resistors.  
12. SCLK = MCLK/2.  
MCLK  
RDY  
t5  
t1  
CS  
t3  
t4  
t2  
SCLK(o)  
LSB  
LSB+1  
SDO  
MSB  
MSB1  
Figure 1. SSC Mode - Read Timing, CS remaining low (Not to Scale)  
DS796PP1  
7

与CS5581_08相关器件

型号 品牌 获取价格 描述 数据表
CS5581-ISZ CIRRUS

获取价格

【2.5 V / 5 V, 200 kSps, 16-bit, High-throughp
CS55AZ CENTRAL

获取价格

Silicon Controlled Rectifier, 800mA I(T), 100V V(DRM)
CS55AZ/BZ/FZ/DZ/MZ ETC

获取价格

SCR
CS55B CENTRAL

获取价格

SILICON CONTROLLED RECTIFIER 0.8 AMPS, 200 AND 400 VOLTS
CS55B SUMIDA

获取价格

RF COILS < SMD Type: CS Series>
CS55BLEADFREE CENTRAL

获取价格

Silicon Controlled Rectifier, 0.8A I(T)RMS, 200V V(DRM), 200V V(RRM), 1 Element, TO-92, TO
CS55BPBFREE CENTRAL

获取价格

Silicon Controlled Rectifier,
CS55BZ CENTRAL

获取价格

SILICON CONTROLLED RECTIFIER 0.8 AMPS, 200 AND 400 VOLTS
CS55BZPBFREE CENTRAL

获取价格

暂无描述
CS55D CENTRAL

获取价格

SILICON CONTROLLED RECTIFIER 0.8 AMPS, 200 AND 400 VOLTS