5秒后页面跳转
捷配首页

Datasheet > CDCLVP2108_16
CDCLVP2108_16 PDF预览

CDCLVP2108_16

更新时间： 2024-11-21 02:58:19
品牌 Logo 应用领域
德州仪器 - TI /
页数 文件大小 规格书
24页 778K
描述
16-LVPECL Output, High-Performance Clock Buffer

阅读下载

中文翻译

获取价格

CDCLVP2108_16 数据手册

 浏览型号CDCLVP2108_16的Datasheet PDF文件第2页浏览型号CDCLVP2108_16的Datasheet PDF文件第3页浏览型号CDCLVP2108_16的Datasheet PDF文件第4页浏览型号CDCLVP2108_16的Datasheet PDF文件第5页浏览型号CDCLVP2108_16的Datasheet PDF文件第6页浏览型号CDCLVP2108_16的Datasheet PDF文件第7页 
CDCLVP2108  
www.ti.com  
SCAS878B –MAY 2009–REVISED AUGUST 2011  
16 LVPECL Output,  
High-Performance Clock Buffer  
Check for Samples: CDCLVP2108  
1
FEATURES  
DESCRIPTION  
The CDCLVP2108 is a highly versatile, low additive  
jitter buffer that can generate 16 copies of LVPECL  
clock outputs from two LVPECL, LVDS, or LVCMOS  
inputs for a variety of communication applications. It  
has a maximum clock frequency up to 2 GHz. Each  
buffer block consists of one input that feeds two  
LVPECL outputs. The overall additive jitter  
performance is less than 0.1 ps, RMS from 10 kHz to  
20 MHz, and overall output skew is as low as 25 ps,  
making the device a perfect choice for use in  
demanding applications.  
2
•
•
•
Dual 1:8 Differential Buffer  
Two Clock Inputs  
Universal Inputs Can Accept LVPECL, LVDS,  
LVCMOS/LVTTL  
•
•
•
•
16 LVPECL Outputs  
Maximum Clock Frequency: 2 GHz  
Maximum Core Current Consumption: 115 mA  
Very Low Additive Jitter: <100 fs,rms in 10-kHz  
to 20-MHz Offset Range  
The CDCLVP2108 clock buffer distributes two clock  
inputs (IN0, IN1) to 16 pairs of differential LVPECL  
clock outputs (OUT0, OUT15) with minimum skew for  
clock distribution. Each buffer block consists of one  
input that feeds two LVPECL clock outputs. The  
inputs can be LVPECL, LVDS, or LVCMOS/LVTTL.  
•
•
•
•
2.375 V to 3.6 V Device Power Supply  
Maximum Propagation Delay: 550 ps  
Maximum Within Bank Output Skew: 25 ps  
LVPECL Reference Voltage, VAC_REF, Available  
for Capacitive-Coupled Inputs  
•
•
Industrial Temperature Range: –40°C to +85°C  
The CDCLVP2108 is specifically designed for driving  
50-Ω transmission lines. When driving the inputs in  
single-ended mode, the LVPECL bias voltage  
(VAC_REF) should be applied to the unused negative  
input pin. However, for high-speed performance up to  
2 GHz, differential mode is strongly recommended.  
Available in 7-mm × 7-mm QFN-48 (RGZ)  
Package  
•
ESD Protection Exceeds 2 kV (HBM)  
APPLICATIONS  
The CDCLVP2108 is characterized for operation  
from –40°C to +85°C and is available in a QFN-48,  
7-mm × 7-mm package.  
•
•
•
•
Wireless Communications  
Telecommunications/Networking  
Medical Imaging  
Test and Measurement Equipment  
VCC  
VCC  
VCC  
VCC  
VCC  
VCC  
OUTP[7...0]  
OUTN[7...0]  
INP0  
INN0  
8
8
LVPECL  
LVPECL  
OUTP[15...8]  
OUTN[15...8]  
INP1  
INN1  
8
8
Reference  
Generator  
VAC_REF[1, 0]  
2
GND  
GND  
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas  
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
2
All trademarks are the property of their respective owners.  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of the Texas  
Instruments standard warranty. Production processing does not  
necessarily include testing of all parameters.  
Copyright © 2009–2011, Texas Instruments Incorporated  
1234567...24

中文翻译

下载PDF

与CDCLVP2108_16相关器件

型号 品牌 获取价格 描述 数据表
CDCLVP2108RGZR TI

获取价格

 		16 LVPECL Output, High-Performance Clock Buffer
CDCLVP2108RGZT TI

获取价格

 		16 LVPECL Output, High-Performance Clock Buffer
CDCLVP215 TI

获取价格

 		LOW-VOLTAGE DUAL DIFFERENTIAL 1:5 LVPECL CLOCK DRIVER
CDCLVP215RHBR TI

获取价格

 		LOW-VOLTAGE DUAL DIFFERENTIAL 1:5 LVPECL CLOCK DRIVER
CDCLVP215RHBT TI

获取价格

 		LOW-VOLTAGE DUAL DIFFERENTIAL 1:5 LVPECL CLOCK DRIVER
CDCM1802 TI

获取价格

 		CLOCK BUFFER WITH PROGRAMMABLE DIVIDER, LVPECL I/O + ADDITIONAL LVCMOS OUTPUT
CDCM1802RGTR TI

获取价格

 		CLOCK BUFFER WITH PROGRAMMABLE DIVIDER, LVPECL I/O + ADDITIONAL LVCMOS OUTPUT
CDCM1802RGTT TI

获取价格

 		CLOCK BUFFER WITH PROGRAMMABLE DIVIDER, LVPECL I/O + ADDITIONAL LVCMOS OUTPUT
CDCM1804 TI

获取价格

 		1:3 LVPECL CLOCK BUFFER + ADDITIONAL LVCMOS OUTPUT AND PROGRAMMABLE DIVIDER
CDCM1804_17 TI

获取价格

 		1:3 LVPECL CLOCK BUFFER ADDITIONAL LVCMOS OUTPUT AND PROGRAMMABLE DIVIDER

与CDCLVP2108_16相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证