5秒后页面跳转
CDCLVP2108RGZR PDF预览

CDCLVP2108RGZR

更新时间: 2024-11-17 12:42:59
品牌 Logo 应用领域
德州仪器 - TI 时钟驱动器逻辑集成电路PC
页数 文件大小 规格书
24页 778K
描述
16 LVPECL Output, High-Performance Clock Buffer

CDCLVP2108RGZR 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:QFN
包装说明:QFN-48针数:48
Reach Compliance Code:compliantHTS代码:8542.39.00.01
Factory Lead Time:6 weeks风险等级:5.43
Samacsys Confidence:Samacsys Status:Released
Samacsys PartID:605466Samacsys Pin Count:49
Samacsys Part Category:Integrated CircuitSamacsys Package Category:Other
Samacsys Footprint Name:QFN50P700X700X100-49NSamacsys Released Date:2017-01-12 12:59:53
Is Samacsys:N其他特性:DUMMY VAL
系列:CDC输入调节:DIFFERENTIAL
JESD-30 代码:S-PQCC-N48JESD-609代码:e4
长度:7 mm逻辑集成电路类型:LOW SKEW CLOCK DRIVER
湿度敏感等级:3功能数量:2
反相输出次数:端子数量:48
实输出次数:16最高工作温度:85 °C
最低工作温度:-40 °C输出特性:OPEN-EMITTER
封装主体材料:PLASTIC/EPOXY封装代码:HVQCCN
封装等效代码:LCC48,.27SQ,20封装形状:SQUARE
封装形式:CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE包装方法:TR
峰值回流温度(摄氏度):260电源:2.5/3.3 V
最大电源电流(ICC):115 mAProp。Delay @ Nom-Sup:0.55 ns
传播延迟(tpd):0.55 ns认证状态:Not Qualified
Same Edge Skew-Max(tskwd):0.025 ns座面最大高度:1 mm
子类别:Clock Drivers最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):2.375 V标称供电电压 (Vsup):2.5 V
表面贴装:YES温度等级:INDUSTRIAL
端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)端子形式:NO LEAD
端子节距:0.5 mm端子位置:QUAD
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:7 mm
最小 fmax:2000 MHzBase Number Matches:1

CDCLVP2108RGZR 数据手册

 浏览型号CDCLVP2108RGZR的Datasheet PDF文件第2页浏览型号CDCLVP2108RGZR的Datasheet PDF文件第3页浏览型号CDCLVP2108RGZR的Datasheet PDF文件第4页浏览型号CDCLVP2108RGZR的Datasheet PDF文件第5页浏览型号CDCLVP2108RGZR的Datasheet PDF文件第6页浏览型号CDCLVP2108RGZR的Datasheet PDF文件第7页 
CDCLVP2108  
www.ti.com  
SCAS878B MAY 2009REVISED AUGUST 2011  
16 LVPECL Output,  
High-Performance Clock Buffer  
Check for Samples: CDCLVP2108  
1
FEATURES  
DESCRIPTION  
The CDCLVP2108 is a highly versatile, low additive  
jitter buffer that can generate 16 copies of LVPECL  
clock outputs from two LVPECL, LVDS, or LVCMOS  
inputs for a variety of communication applications. It  
has a maximum clock frequency up to 2 GHz. Each  
buffer block consists of one input that feeds two  
LVPECL outputs. The overall additive jitter  
performance is less than 0.1 ps, RMS from 10 kHz to  
20 MHz, and overall output skew is as low as 25 ps,  
making the device a perfect choice for use in  
demanding applications.  
2
Dual 1:8 Differential Buffer  
Two Clock Inputs  
Universal Inputs Can Accept LVPECL, LVDS,  
LVCMOS/LVTTL  
16 LVPECL Outputs  
Maximum Clock Frequency: 2 GHz  
Maximum Core Current Consumption: 115 mA  
Very Low Additive Jitter: <100 fs,rms in 10-kHz  
to 20-MHz Offset Range  
The CDCLVP2108 clock buffer distributes two clock  
inputs (IN0, IN1) to 16 pairs of differential LVPECL  
clock outputs (OUT0, OUT15) with minimum skew for  
clock distribution. Each buffer block consists of one  
input that feeds two LVPECL clock outputs. The  
inputs can be LVPECL, LVDS, or LVCMOS/LVTTL.  
2.375 V to 3.6 V Device Power Supply  
Maximum Propagation Delay: 550 ps  
Maximum Within Bank Output Skew: 25 ps  
LVPECL Reference Voltage, VAC_REF, Available  
for Capacitive-Coupled Inputs  
Industrial Temperature Range: 40°C to +85°C  
The CDCLVP2108 is specifically designed for driving  
50-transmission lines. When driving the inputs in  
single-ended mode, the LVPECL bias voltage  
(VAC_REF) should be applied to the unused negative  
input pin. However, for high-speed performance up to  
2 GHz, differential mode is strongly recommended.  
Available in 7-mm × 7-mm QFN-48 (RGZ)  
Package  
ESD Protection Exceeds 2 kV (HBM)  
APPLICATIONS  
The CDCLVP2108 is characterized for operation  
from 40°C to +85°C and is available in a QFN-48,  
7-mm × 7-mm package.  
Wireless Communications  
Telecommunications/Networking  
Medical Imaging  
Test and Measurement Equipment  
VCC  
VCC  
VCC  
VCC  
VCC  
VCC  
OUTP[7...0]  
OUTN[7...0]  
INP0  
INN0  
8
8
LVPECL  
LVPECL  
OUTP[15...8]  
OUTN[15...8]  
INP1  
INN1  
8
8
Reference  
Generator  
VAC_REF[1, 0]  
2
GND  
GND  
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas  
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
2
All trademarks are the property of their respective owners.  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of the Texas  
Instruments standard warranty. Production processing does not  
necessarily include testing of all parameters.  
Copyright © 20092011, Texas Instruments Incorporated  

CDCLVP2108RGZR 替代型号

型号 品牌 替代类型 描述 数据表
CDCLVP2108RGZT TI

完全替代

16 LVPECL Output, High-Performance Clock Buffer

与CDCLVP2108RGZR相关器件

型号 品牌 获取价格 描述 数据表
CDCLVP2108RGZT TI

获取价格

16 LVPECL Output, High-Performance Clock Buffer
CDCLVP215 TI

获取价格

LOW-VOLTAGE DUAL DIFFERENTIAL 1:5 LVPECL CLOCK DRIVER
CDCLVP215RHBR TI

获取价格

LOW-VOLTAGE DUAL DIFFERENTIAL 1:5 LVPECL CLOCK DRIVER
CDCLVP215RHBT TI

获取价格

LOW-VOLTAGE DUAL DIFFERENTIAL 1:5 LVPECL CLOCK DRIVER
CDCM1802 TI

获取价格

CLOCK BUFFER WITH PROGRAMMABLE DIVIDER, LVPECL I/O + ADDITIONAL LVCMOS OUTPUT
CDCM1802RGTR TI

获取价格

CLOCK BUFFER WITH PROGRAMMABLE DIVIDER, LVPECL I/O + ADDITIONAL LVCMOS OUTPUT
CDCM1802RGTT TI

获取价格

CLOCK BUFFER WITH PROGRAMMABLE DIVIDER, LVPECL I/O + ADDITIONAL LVCMOS OUTPUT
CDCM1804 TI

获取价格

1:3 LVPECL CLOCK BUFFER + ADDITIONAL LVCMOS OUTPUT AND PROGRAMMABLE DIVIDER
CDCM1804_17 TI

获取价格

1:3 LVPECL CLOCK BUFFER ADDITIONAL LVCMOS OUTPUT AND PROGRAMMABLE DIVIDER
CDCM1804RGER TI

获取价格

1:3 LVPECL CLOCK BUFFER + ADDITIONAL LVCMOS OUTPUT AND PROGRAMMABLE DIVIDER