5秒后页面跳转
CD74HCT7046AMTE4 PDF预览

CD74HCT7046AMTE4

更新时间: 2024-02-29 17:50:56
品牌 Logo 应用领域
德州仪器 - TI 信号电路锁相环或频率合成电路光电二极管
页数 文件大小 规格书
26页 301K
描述
Phase-Locked Loop with VCO and Lock Detector

CD74HCT7046AMTE4 技术参数

是否无铅:不含铅是否Rohs认证:符合
生命周期:Obsolete零件包装代码:SOIC
包装说明:GREEN, PLASTIC, SOIC-16针数:16
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.28Is Samacsys:N
模拟集成电路 - 其他类型:PHASE LOCKED LOOPJESD-30 代码:R-PDSO-G16
JESD-609代码:e4长度:9.9 mm
湿度敏感等级:1功能数量:1
端子数量:16最高工作温度:125 °C
最低工作温度:-55 °C封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装等效代码:SOP16,.25
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
峰值回流温度(摄氏度):260电源:5 V
认证状态:Not Qualified座面最大高度:1.75 mm
子类别:PLL or Frequency Synthesis Circuits最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):4.5 V标称供电电压 (Vsup):5 V
表面贴装:YES技术:CMOS
温度等级:MILITARY端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式:GULL WING端子节距:1.27 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:3.9 mmBase Number Matches:1

CD74HCT7046AMTE4 数据手册

 浏览型号CD74HCT7046AMTE4的Datasheet PDF文件第7页浏览型号CD74HCT7046AMTE4的Datasheet PDF文件第8页浏览型号CD74HCT7046AMTE4的Datasheet PDF文件第9页浏览型号CD74HCT7046AMTE4的Datasheet PDF文件第11页浏览型号CD74HCT7046AMTE4的Datasheet PDF文件第12页浏览型号CD74HCT7046AMTE4的Datasheet PDF文件第13页 
CD74HC7046A, CD74HCT7046A  
DC Electrical Specifications (Continued)  
TEST  
CONDITIONS  
o
o
o
o
o
25 C  
-40 C TO 85 C -55 C TO 125 C  
V
CC  
PARAMETER  
SYMBOL  
V (V)  
I
I
(mA)  
(V)  
MIN  
TYP  
MAX  
MIN  
MAX  
MIN  
MAX  
UNITS  
O
SIG , COMP  
V
IL  
-
-
4.5 to  
5.5  
-
-
1.35  
-
1.35  
-
1.35  
V
IN  
DC Coupled  
IN  
Low-Level Input  
Voltage  
LD, PCn  
OUT  
Level Output Voltage  
CMOS Loads  
High-  
V
V
V
V
V
or V  
or V  
or V  
or V  
-
-
-
-
-
4.5  
4.5  
4.5  
4.5  
5.5  
4.4  
-
-
-
-
-
-
4.4  
-
4.4  
3.7  
-
-
V
V
OH  
IL  
IL  
IL  
IL  
IH  
IH  
IH  
IH  
LD, PCn  
OUT  
Level Output Voltage  
TTL Loads  
High-  
V
3.98  
-
3.84  
-
-
OH  
LD, PCn  
OUT  
Level Output Voltage  
CMOS Loads  
Low-  
V
-
-
-
0.1  
0.26  
±30  
-
-
0.1  
0.33  
±38  
0.1  
0.4  
±45  
V
OL  
LD, PCn  
OUT  
Level Output Voltage  
TTL Loads  
Low-  
V
-
V
OL  
SIG , COMP Input  
IN IN  
I
Any  
µA  
I
Leakage Current  
Voltage  
Between  
V
and  
CC  
GND  
PC2  
Three-State  
Off-State Current  
I
V
or V  
IH  
-
5.5  
4.5  
-
-
-
±0.5  
±5  
-
-
-
-
±10  
µA  
kΩ  
OUT  
OZ  
IL  
SIG , COMP Input  
R
V at Self-Bias  
250  
-
-
-
IN  
IN  
I
I
Resistance  
Operation Point:  
V, 0.5V,  
See Figure 8  
DEMODULATOR SECTION  
Resistor Range  
R
at R > 300kΩ  
Leakage Current  
Can Influence  
4.5  
4.5  
10  
-
-
300  
-
-
-
-
-
-
-
-
-
kΩ  
S
S
V
DEMOUT  
V = V =  
VCOIN  
Offset Voltage VCO  
V
±20  
mV  
IN  
OFF  
I
V
to V  
CC  
2
DEM  
Values taken over  
Range  
R
S
See Figure 15  
Dynamic Output  
Resistance at  
R
V
=
4.5  
5.5  
-
25  
-
-
-
-
-
O
DEMOUT  
V
CC  
2
DEM  
OUT  
Quiescent Device  
Current  
I
V
or  
-
-
-
-
-
8
-
-
80  
-
-
160  
490  
µA  
µA  
CC  
CC  
GND  
Additional Quiescent  
Device Current Per  
Input Pin: 1 Unit Load  
I  
CC  
(Note 4)  
V
4.5 to  
5.5  
100  
360  
450  
CC  
-2.1  
(Exclud-  
ing Pin 5)  
NOTES:  
2. The value for R1 and R2 in parallel should exceed 2.7k; R1 and R2 values above 300kmay contribute to frequency shift due to leakage  
currents.  
3. The maximum operating voltage can be as high as V  
-0.9V, however, this may result in an increased offset voltage.  
CC  
4. For dual-supply systems theoretical worst case (V = 2.4V, V  
= 5.5V) specification is 1.8mA.  
CC  
I
10  

与CD74HCT7046AMTE4相关器件

型号 品牌 描述 获取价格 数据表
CD74HCT7046AMTG4 TI Phase-Locked Loop with VCO and Lock Detector

获取价格

CD74HCT73 TI Dual J-K Flip-Flop with Reset Negative-Edge Trigger

获取价格

CD74HCT73E TI Dual J-K Flip-Flop with Reset Negative-Edge Trigger

获取价格

CD74HCT73EE4 TI Dual J-K Flip-Flop with Reset Negative-Edge Trigger

获取价格

CD74HCT73EN ETC Logic IC

获取价格

CD74HCT73EX RENESAS HCT SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP14

获取价格