Datasheet > CD74HC10ME4

CD74HC10ME4

更新时间： 2024-01-08 03:25:55

品牌	Logo	应用领域
德州仪器 - TI		逻辑集成电路光电二极管栅
页数	文件大小	规格书
11页	261K
描述
High-Speed CMOS Logic Triple 3-Input NAND Gate

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

CD74HC10ME4 数据手册

CD54HC10, CD74HC10,

CD54HCT10, CD74HCT10

Data sheet acquired from Harris Semiconductor

SCHS128C

High-Speed CMOS Logic

Triple 3-Input NAND Gate

August 1997 - Revised September 2003

Features

Description

[ /Title

(CD74

HC10,

CD74

HCT10

)

• Buffered Inputs

The ’HC10 and ’HCT10 logic gates utilize silicon gate CMOS

technology to achieve operating speeds similar to LSTTL

gates with the low power consumption of standard CMOS

integrated circuits. All devices have the ability to drive 10

LSTTL loads. The HCT logic family is functionally pin

compatible with the standard LS logic family.

• Typical Propagation Delay: 8ns at V

= 5V,

C = 15pF, T = 25 C

• Fanout (Over Temperature Range)

- Standard Outputs. . . . . . . . . . . . . . . 10 LSTTL Loads

- Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads

/Sub-

ject

Ordering Information

• Wide Operating Temperature Range . . . -55 C to 125 C

• Balanced Propagation Delay and Transition Times

TEMP. RANGE

(High

Speed

CMOS

Logic

Triple

3-Input

NAND

Gate)

/Autho

r ()

/Key-

words

(High

Speed

CMOS

Logic

Triple

3-Input

NAND

Gate,

PART NUMBER

CD54HC10F3A

( C)

PACKAGE

14 Ld CERDIP

14 Ld PDIP

14 Ld SOIC

14 Ld PDIP

14 Ld SOIC

• Signiﬁcant Power Reduction Compared to LSTTL

Logic ICs

-55 to 125

CD54HCT10F3A

CD74HC10E

• HC Types

- 2V to 6V Operation

- High Noise Immunity: N = 30%, N = 30% of V

IL IH CC

CD74HC10M

at V

= 5V

CD74HC10MT

CD74HC10M96

CD74HCT10E

CD74HCT10M

CD74HCT10MT

CD74HCT10M96

• HCT Types

- 4.5V to 5.5V Operation

- Direct LSTTL Input Logic Compatibility,

V = 0.8V (Max), V = 2V (Min)

- CMOS Input Compatibility, I ≤ 1µA at V , V

OL OH

NOTE: When ordering, use the entire part number. The sufﬁx 96

denotes tape and reel. The sufﬁx T denotes a small-quantity reel

of 250.

Pinout

CD54HC10, CD54HCT10

(CERDIP)

High

Speed

CMOS

Logic

Triple

3-Input

NAND

Gate,

CD74HC10, CD74HCT10

(PDIP, SOIC)

TOP VIEW

14 V

13 1C

12 1Y

11 3C

10 3B

Harris

Semi-

GND

CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.

12 3 4 5 6 7...11

中文翻译

下载PDF

与CD74HC10ME4相关器件

型号	品牌	获取价格	描述	数据表
CD74HC10MT	TI	获取价格	High-Speed CMOS Logic Triple 3-Input NAND Gate
CD74HC10MTE4	TI	获取价格	High-Speed CMOS Logic Triple 3-Input NAND Gate
CD74HC10MTE4	ROCHESTER	获取价格	NAND Gate, HC/UH Series, 3-Func, 3-Input, CMOS, PDSO14, GREEN, PLASTIC, MS-012AB, SOIC-14
CD74HC11	TI	获取价格	High Speed CMOS Logic Triple 3-Input AND Gate
CD74HC112	TI	获取价格	Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger
CD74HC112E	TI	获取价格	Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger
CD74HC112EE4	TI	获取价格	Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger
CD74HC112EE4	ROCHESTER	获取价格	J-K Flip-Flop, HC/UH Series, 2-Func, Negative Edge Triggered, 2-Bit, Complementary Output,
CD74HC112EN	ETC	获取价格	Logic IC
CD74HC112EX	RENESAS	获取价格	IC,FLIP-FLOP,DUAL,J/K TYPE,HC-CMOS,DIP,16PIN,PLASTIC

与CD74HC10ME4相关文章

SL74HC10N：高性能三输入与非门解析
2024-09-03

42
AIC1781A 电池充电控制器深度解析
2024-09-03

29
Pickering新高压舌簧继电器亮相汽车测试博览会
2024-08-26

68
采用MCU+MPU双处理器架构实现的创新应用设计探索
2024-08-23

71

产品中心

服务支持

精选活动

关于我们

帮助中心

CD74HC10ME4

CD74HC10ME4 数据手册

与CD74HC10ME4相关器件

与CD74HC10ME4相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

CD74HC10ME4

CD74HC10ME4 数据手册

与CD74HC10ME4相关器件

与CD74HC10ME4相关文章

您还可以找

您在本页遇到什么问题？