5秒后页面跳转
ADCLK925_15 PDF预览

ADCLK925_15

更新时间: 2022-02-26 11:56:12
品牌 Logo 应用领域
亚德诺 - ADI /
页数 文件大小 规格书
16页 1104K
描述
Ultrafast SiGe ECL Clock/Data Buffers

ADCLK925_15 数据手册

 浏览型号ADCLK925_15的Datasheet PDF文件第3页浏览型号ADCLK925_15的Datasheet PDF文件第4页浏览型号ADCLK925_15的Datasheet PDF文件第5页浏览型号ADCLK925_15的Datasheet PDF文件第7页浏览型号ADCLK925_15的Datasheet PDF文件第8页浏览型号ADCLK925_15的Datasheet PDF文件第9页 
ADCLK905/ADCLK907/ADCLK925  
PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS  
PIN 1  
INDICATOR  
12 Q  
11 Q  
10 NC  
D
D
1
2
3
4
ADCLK905  
NC  
NC  
TOP VIEW  
(Not to Scale)  
9
NC  
NC = NO CONNECT  
Figure 4. ADCLK905 Pin Configuration  
Table 4. Pin Function Descriptions for 1:1 ADCLK905 Buffer  
Pin No.  
Mnemonic  
Description  
1
2
D
D
Noninverting Input.  
Inverting Input.  
3, 4, 5, 6,  
9, 10  
NC  
No Connect. No physical connection to the die.  
7, 14  
8, 13  
11  
VEE  
VCC  
Q
Negative Supply Voltage.  
Positive Supply Voltage.  
Inverting Output.  
12  
Q
Noninverting Output.  
15  
16  
VREF  
VT  
Reference Voltage. Reference voltage for ꢀiasing ac-coupled inputs.  
Center Tap. Center tap of 100 Ω input resistor.  
Heat Sink  
NC  
No Connect. The metallic ꢀack surface of the package is not electrically connected to any part of the circuit.  
It can ꢀe left floating for optimal electrical isolation ꢀetween the package handle and the suꢀstrate of the die.  
It can also ꢀe soldered to the application ꢀoard if improved thermal and/or mechanical staꢀility is desired.  
Exposed metal at the corners of the package is connected to this ꢀack surface. Allow sufficient clearance  
to vias and other components.  
PIN 1  
INDICATOR  
12 Q1  
11 Q1  
10 Q2  
D1  
D1  
D2  
D2  
1
2
3
4
ADCLK907  
TOP VIEW  
(Not to Scale)  
9
Q2  
Figure 5. ADCLK907 Pin Configuration  
Table 5. Pin Function Descriptions for Dual 1:1 ADCLK907 Buffer  
Pin No.  
Mnemonic  
Description  
1
2
D1  
D1  
D2  
D2  
VT2  
Noninverting Input 1.  
Inverting Input 1.  
Noninverting Input 2.  
Inverting Input 2.  
3
4
5
Center Tap 2. Center tap of 100 Ω input resistor, Channel 2.  
Reference Voltage 2. Reference voltage for ꢀiasing ac-coupled inputs, Channel 2.  
6
VREF  
VEE  
VCC  
Q2  
2
7, 14  
8, 13  
9
Negative Supply Voltage.  
Positive Supply Voltage. Pin 8 and Pin 13 are not strapped internally.  
Inverting Output 2.  
Rev. 0 | Page 6 of 16  
 

与ADCLK925_15相关器件

型号 品牌 描述 获取价格 数据表
ADCLK925BCPZ-R2 ADI Ultrafast SiGe ECL Clock/Data Buffers

获取价格

ADCLK925BCPZ-R7 ADI Ultrafast SiGe ECL Clock/Data Buffers

获取价格

ADCLK925BCPZ-WP ADI Ultrafast SiGe ECL Clock/Data Buffers

获取价格

ADCLK944 ADI 2.5 V/3.3 V, Four LVPECL Outputs, SiGe Clock Fanout Buffer

获取价格

ADCLK944/PCBZ ADI 2.5 V/3.3 V, Four LVPECL Outputs, SiGe Clock Fanout Buffer

获取价格

ADCLK944BCPZ-R2 ADI 2.5 V/3.3 V, Four LVPECL Outputs, SiGe Clock Fanout Buffer

获取价格