1.8 V, 12-LVDS/24-CMOS Output,
Low Power Clock Fanout Buffer
ADCLK854
FEATURES
FUNCTIONAL BLOCK DIAGRAM
2 selectable differential inputs
Selectable LVDS/CMOS outputs
Up to 12 LVDS (1.2 GHz) or 24 CMOS (250 MHz) outputs
<12 mW per channel (100 MHz operation)
54 fs rms integrated jitter (12 kHz to 20 MHz)
100 fs rms additive broadband jitter
2.0 ns propagation delay (LVDS)
135 ps output rise/fall (LVDS)
ADCLK854
LVDS/
CMOS
V /2
S
OUT0 (OUT0A)
OUT0 (OUT0B)
V
REF
CLK0
CLK0
OUT1 (OUT1A)
OUT1 (OUT1B)
CLK1
CLK1
OUT2 (OUT2A)
OUT2 (OUT2B)
70 ps output-to-output skew (LVDS)
Sleep mode
Pin programmable control
IN_SEL
OUT3 (OUT3A)
OUT3 (OUT3B)
CTRL_A
1.8 V power supply
LVDS/
CMOS
OUT4 (OUT4A)
OUT4 (OUT4B)
APPLICATIONS
Low jitter clock distribution
Clock and data signal restoration
Level translation
Wireless communications
Wired communications
OUT5 (OUT5A)
OUT5 (OUT5B)
CTRL_B
OUT6 (OUT6A)
OUT6 (OUT6B)
OUT7 (OUT7A)
OUT7 (OUT7B)
Medical and industrial imaging
ATE and high performance instrumentation
GENERAL DESCRIPTION
LVDS/
CMOS
OUT8 (OUT8A)
OUT8 (OUT8B)
The ADCLK854 is a 1.2 GHz/250 MHz LVDS/CMOS fanout
buffer optimized for low jitter and low power operation. Possible
configurations range from 12 LVDS to 24 CMOS outputs,
including combinations of LVDS and CMOS outputs. Three
control lines are used to determine whether fixed blocks of
outputs (three banks of four) are LVDS or CMOS outputs.
OUT9 (OUT9A)
OUT9 (OUT9B)
CTRL_C
SLEEP
OUT10 (OUT10A)
OUT10 (OUT10B)
OUT11 (OUT11A)
OUT11 (OUT11B)
The ADCLK854 offers two selectable inputs and a sleep mode
feature. The IN_SEL pin state determines which input is fanned
out to all the outputs. The SLEEP pin enables a sleep mode to
power down the device.
Figure 1.
The inputs accept various types of single-ended and differential
logic levels including LVPECL, LVDS, HSTL, CML, and CMOS.
Table 8 provides interface options for each type of connection.
This device is available in a 48-pin LFCSP package. It is specified
for operation over the standard industrial temperature range of
−40°C to +85°C.
Rev. 0
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registeredtrademarks are theproperty of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
Fax: 781.461.3113
www.analog.com
©2009 Analog Devices, Inc. All rights reserved.