5秒后页面跳转
ADC1410S PDF预览

ADC1410S

更新时间: 2024-11-26 06:36:19
品牌 Logo 应用领域
恩智浦 - NXP 双倍数据速率
页数 文件大小 规格书
37页 277K
描述
Single 14-bit ADC; 65 Msps, 80 Msps, 105 Msps or 125 Msps; CMOS or LVDS DDR digital outputs

ADC1410S 数据手册

 浏览型号ADC1410S的Datasheet PDF文件第2页浏览型号ADC1410S的Datasheet PDF文件第3页浏览型号ADC1410S的Datasheet PDF文件第4页浏览型号ADC1410S的Datasheet PDF文件第5页浏览型号ADC1410S的Datasheet PDF文件第6页浏览型号ADC1410S的Datasheet PDF文件第7页 
ADC1410S series  
Single 14-bit ADC; 65 Msps, 80 Msps, 105 Msps or 125 Msps;  
CMOS or LVDS DDR digital outputs  
Rev. 03 — 12 April 2010  
Preliminary data sheet  
1. General description  
The ADC1410S is a single-channel 14-bit Analog-to-Digital Converter (ADC) optimized for  
high dynamic performances and low power consumption at sample rates up to 125 Msps.  
Pipelined architecture and output error correction ensure the ADC1410S is accurate  
enough to guarantee zero missing codes over the entire operating range. Supplied from a  
single 3 V source, it can handle output logic levels from 1.8 V to 3.3 V in CMOS mode,  
because of a separate digital output supply. It supports the Low Voltage Differential  
Signalling (LVDS) Double Data Rate (DDR) output standard. An integrated Serial  
Peripheral Interface (SPI) allows the user to easily configure the ADC. The device also  
includes a SPI programmable full-scale to allow flexible input voltage range from  
1 V to 2 V (peak-to-peak). With excellent dynamic performance from the baseband to  
input frequencies of 170 MHz or more, the ADC1410S is ideal for use in communications,  
imaging and medical applications.  
2. Features and benefits  
„ SNR, 72 dBFS; SFDR, 86 dBc  
„ Input bandwidth, 600 MHz  
„ Sample rate up to 125 Msps  
„ 14-bit pipelined ADC core  
„ Power dissipation, 430 mW at 80 Msps  
„ Serial Peripheral Interface (SPI)  
„ Duty cycle stabilizer  
„ Clock input divider by 2 for less jitter  
contribution  
„ Single 3 V supply  
„ Fast OuT of Range (OTR) detection  
„ Flexible input voltage range: 1 V to 2 V „ INL ±1.5 LSB, DNL ±0.5 LSB  
(peak-to-peak).  
„ CMOS or LVDS DDR digital outputs  
„ Offset binary, two’s complement, gray  
code  
„ Pin compatible with the ADC1210S  
„ Power-down and Sleep modes  
series and the ADC1010S series  
„ HVQFN40 package  
3. Applications  
„ Wireless and wired broadband  
„ Portable instrumentation  
communications  
„ Spectral analysis  
„ Imaging systems  
„ Ultrasound equipment  
„ Software define radio  

与ADC1410S相关器件

型号 品牌 获取价格 描述 数据表
ADC1410S065 NXP

获取价格

Single 14-bit ADC 65, 80, 105 or 125 Msps CMOS or LVDS DDR digital outputs
ADC1410S065HN/C1 NXP

获取价格

Single 14-bit ADC; 65 Msps, 80 Msps, 105 Msps or 125 Msps; CMOS or LVDS DDR digital output
ADC1410S065HN-C1 IDT

获取价格

Single 14-bit ADC; 65 Msps, 80 Msps, 105 Msps or 125 Msps; CMOS or LVDS DDR digital output
ADC1410S080 NXP

获取价格

Single 14-bit ADC 65, 80, 105 or 125 Msps CMOS or LVDS DDR digital outputs
ADC1410S080HN/C1 NXP

获取价格

Single 14-bit ADC; 65 Msps, 80 Msps, 105 Msps or 125 Msps; CMOS or LVDS DDR digital output
ADC1410S080HN-C1 IDT

获取价格

Single 14-bit ADC; 65 Msps, 80 Msps, 105 Msps or 125 Msps; CMOS or LVDS DDR digital output
ADC1410S105 NXP

获取价格

Single 14-bit ADC 65, 80, 105 or 125 Msps CMOS or LVDS DDR digital outputs
ADC1410S105HN/C1 NXP

获取价格

Single 14-bit ADC; 65 Msps, 80 Msps, 105 Msps or 125 Msps; CMOS or LVDS DDR digital output
ADC1410S105HN-C1 IDT

获取价格

Single 14-bit ADC; 65 Msps, 80 Msps, 105 Msps or 125 Msps; CMOS or LVDS DDR digital output
ADC1410S125 NXP

获取价格

Single 14-bit ADC 65, 80, 105 or 125 Msps CMOS or LVDS DDR digital outputs