ADC1412D125HN/C1

更新时间： 2024-11-05 06:36:19

品牌	Logo	应用领域
恩智浦 - NXP		转换器双倍数据速率
页数	文件大小	规格书
37页	286K
描述
Dual 14-bit ADC 65, 80, 105 or 125 Msps CMOS or LVDS DDR digital outputs

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

ADC1412D125HN/C1 数据手册

ADC1412D065/080/105/125

Dual 14-bit ADC 65, 80, 105 or 125 Msps

CMOS or LVDS DDR digital outputs

Rev. 02 — 4 June 2009

Objective data sheet

1. General description

The ADC1412D is a dual channel 14-bit Analog-to-Digital Converter (ADC) optimized for

high dynamic performances and low power consumption at sample rates up to 125 Msps.

Pipelined architecture and output error correction ensure the ADC1412D is accurate

enough to guarantee zero missing codes over the entire operating range. Supplied from a

single 3 V source, it can handle output logic levels from 1.8 V to 3.3 V in CMOS mode,

thanks to a separate digital output supply. It supports the LVDS (Low Voltage Differential

Signalling) DDR (Double Data Rate) output standard. An integrated SPI (Serial Peripheral

Interface) allows the user to easily conﬁgure the ADC. The device also includes a

programmable gain ampliﬁer with a ﬂexible input voltage range. With excellent dynamic

performance from the baseband to input frequencies of 170 MHz or more, the ADC1412D

is ideal for use in communications, imaging and medical applications.

005aaa042

005aaa040

005aaa041

1.5

0.5

-40

0.5

-80

-0.5

-1

-0.5

-1

-120

-1.5

4000

8000

12000

16000

4000

8000

12000

16000

f (MHz)

Fig 1. Integral Non-Linearity (INL) Fig 2. Differential Non-Linearity

(DNL)

Fig 3. Output spectrum: −1 dBFS,

80 Msps, f_i= 4.43 MHz

2. Features

I SNR, 73 dB

I Input bandwidth, 650 MHz

I SFDR, 90 dBc

I Power dissipation, 775 mW at 80 Msps

I SPI Interface

I Sample rate up to 125 Msps

I Dual-channel14-bit pipelined ADC core I Duty cycle stabilizer

I Single 3 V supply I Fast OTR detection

I Flexible input voltage range: 1 V to 2 V I Offset binary, 2’s complement, gray

(p-p) with 6 dB programmable ﬁne gain

I CMOS or LVDS DDR digital outputs

I INL ±1 LSB, DNL ±0.5 LSB (typical)

code

I Power-down and Sleep modes

I HVQFN64 package

12 3 4 5 6 7...37

中文翻译

下载PDF

与ADC1412D125HN/C1相关器件

型号	品牌	获取价格	描述	数据表
ADC1412D125HN/C1,5	IDT	获取价格	IC IC,A/D CONVERTER,DUAL,14-BIT,LLCC,64PIN, Analog to Digital Converter
ADC1412D125HN-C1	IDT	获取价格	Dual 14-bit ADC; 65 Msps, 80 Msps, 105 Msps or 125 Msps; CMOS or LVDS DDR digital outputs
ADC1413D	IDT	获取价格	Dual 14-bit ADC; 65 Msps, 80 Msps, 105 Msps or 125 Msps; serial JESD204A interface
ADC1413D	NXP	获取价格	Dual 14-bit ADC; 65 Msps, 80 Msps, 105 Msps or 125 Msps; serial JESD204A interface
ADC1413D_11	NXP	获取价格	Dual 14-bit ADC; 65 Msps, 80 Msps, 105 Msps or 125 Msps serial JESD204A interface
ADC1413D_1106	NXP	获取价格	Dual 14-bit ADC; 65 Msps, 80 Msps, 105 Msps or 125 Msps;serial JESD204A interface
ADC1413D065	NXP	获取价格	Dual 14 bits ADC; 65, 80, 105 or 125 Msps; serial JESD204A interface
ADC1413D065C1	NXP	获取价格	Dual 14 bits ADC; 65, 80, 105 or 125 Msps; serial JESD204A interface
ADC1413D065HN	NXP	获取价格	Dual 14 bits ADC; 65, 80, 105 or 125 Msps; serial JESD204A interface
ADC1413D065HN/C1	NXP	获取价格	Dual 14-bit ADC; 65 Msps, 80 Msps, 105 Msps or 125 Msps; serial JESD204A interface

与ADC1412D125HN/C1相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

14
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

10
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

36
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

31

产品中心

服务支持

精选活动

关于我们

帮助中心

ADC1412D125HN/C1

ADC1412D125HN/C1 数据手册

与ADC1412D125HN/C1相关器件

与ADC1412D125HN/C1相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

ADC1412D125HN/C1

ADC1412D125HN/C1 数据手册

与ADC1412D125HN/C1相关器件

与ADC1412D125HN/C1相关文章

您还可以找

您在本页遇到什么问题？