5秒后页面跳转
ADC1413D PDF预览

ADC1413D

更新时间: 2024-11-26 12:21:47
品牌 Logo 应用领域
艾迪悌 - IDT /
页数 文件大小 规格书
41页 665K
描述
Dual 14-bit ADC; 65 Msps, 80 Msps, 105 Msps or 125 Msps; serial JESD204A interface

ADC1413D 数据手册

 浏览型号ADC1413D的Datasheet PDF文件第2页浏览型号ADC1413D的Datasheet PDF文件第3页浏览型号ADC1413D的Datasheet PDF文件第4页浏览型号ADC1413D的Datasheet PDF文件第5页浏览型号ADC1413D的Datasheet PDF文件第6页浏览型号ADC1413D的Datasheet PDF文件第7页 
ADC1413D series  
Dual 14-bit ADC; 65 Msps, 80 Msps, 105 Msps or 125 Msps;  
serial JESD204A interface  
Rev. 07 — 2 July 2012  
Product data sheet  
1. General description  
The ADC1413D is a dual-channel 14-bit Analog-to-Digital Converter (ADC) optimized for  
high dynamic performance and low power at sample rates up to 125 Msps. Pipelined  
architecture and output error correction ensure the ADC1413D is accurate enough to  
guarantee zero missing codes over the entire operating range. Supplied from a 3 V source  
for analog and a 1.8 V source for the output driver, it embeds two serial outputs. Each lane  
is differential and complies with the JESD204A standard. An integrated Serial Peripheral  
Interface (SPI) allows the user to easily configure the ADCs. A set of IC configurations is  
also available via the binary level control pins taken, which are used at power-up. The  
device also includes a programmable full-scale SPI to allow a flexible input voltage range  
of 1 V to 2 V (peak-to-peak).  
Excellent dynamic performance is maintained from the baseband to input frequencies of  
170 MHz or more, making the ADC1413D ideal for use in communications, imaging, and  
medical applications.  
2. Features and benefits  
SNR, 72 dBFS; SFDR, 86 dBc  
Input bandwidth, 600 MHz  
Sample rate up to 125 Msps  
Power dissipation, 995 mW at 80 Msps  
SPI register programming  
Clock input divided by 2 for less jitter  
contribution  
3 V, 1.8 V power supplies  
Duty cycle stabilizer (DCS)  
High IF capability  
Flexible input voltage range: 1 V (p-p)  
to 2 V (p-p)  
Two configurable serial outputs  
Offset binary, two’s complement, gray  
code  
Compliant with JESD204A serial  
Power-down mode and Sleep mode  
transmission standard  
Pin compatible with the  
ADC1613D series, ADC1213D series,  
and ADC1113D125  
HVQFN56 package  
®

与ADC1413D相关器件

型号 品牌 获取价格 描述 数据表
ADC1413D_11 NXP

获取价格

Dual 14-bit ADC; 65 Msps, 80 Msps, 105 Msps or 125 Msps serial JESD204A interface
ADC1413D_1106 NXP

获取价格

Dual 14-bit ADC; 65 Msps, 80 Msps, 105 Msps or 125 Msps;serial JESD204A interface
ADC1413D065 NXP

获取价格

Dual 14 bits ADC; 65, 80, 105 or 125 Msps; serial JESD204A interface
ADC1413D065C1 NXP

获取价格

Dual 14 bits ADC; 65, 80, 105 or 125 Msps; serial JESD204A interface
ADC1413D065HN NXP

获取价格

Dual 14 bits ADC; 65, 80, 105 or 125 Msps; serial JESD204A interface
ADC1413D065HN/C1 NXP

获取价格

Dual 14-bit ADC; 65 Msps, 80 Msps, 105 Msps or 125 Msps; serial JESD204A interface
ADC1413D065HN/C1,5 IDT

获取价格

Dual 14 bits ADC; 65 Msps; serial JESD204A, SOT684-7 Package, Standard Marking, Tray Dry P
ADC1413D065HN-C1 IDT

获取价格

Dual 14-bit ADC; 65 Msps, 80 Msps, 105 Msps or 125 Msps; serial JESD204A interface
ADC1413D080C1 NXP

获取价格

Dual 14 bits ADC; 65, 80, 105 or 125 Msps; serial JESD204A interface
ADC1413D080HN NXP

获取价格

Dual 14 bits ADC; 65, 80, 105 or 125 Msps; serial JESD204A interface