5秒后页面跳转
AD9650-65EBZ PDF预览

AD9650-65EBZ

更新时间: 2024-11-11 06:36:15
品牌 Logo 应用领域
亚德诺 - ADI 转换器
页数 文件大小 规格书
44页 1640K
描述
16-Bit, 25 MSPS/65 MSPS/80 MSPS/105 MSPS, 1.8 V Dual Analog-to-Digital Converter (ADC)

AD9650-65EBZ 数据手册

 浏览型号AD9650-65EBZ的Datasheet PDF文件第2页浏览型号AD9650-65EBZ的Datasheet PDF文件第3页浏览型号AD9650-65EBZ的Datasheet PDF文件第4页浏览型号AD9650-65EBZ的Datasheet PDF文件第5页浏览型号AD9650-65EBZ的Datasheet PDF文件第6页浏览型号AD9650-65EBZ的Datasheet PDF文件第7页 
16-Bit, 25 MSPS/65 MSPS/80 MSPS/105 MSPS,  
1.8 V Dual Analog-to-Digital Converter (ADC)  
AD9650  
FUNCTIONAL BLOCK DIAGRAM  
FEATURES  
SDIO/ SCLK/  
1.8 V analog supply operation  
1.8 V CMOS or LVDS output supply  
SNR  
AVDD  
CSB  
DRVDD  
DCS  
DFS  
SPI  
AD9650  
82 dBFS at 30 MHz input and 105 MSPS data rate  
83 dBFS at 9.7 MHz input and 25 MSPS data rate  
SFDR  
90 dBc at 30 MHz input and 105 MSPS data rate  
95 dBc at 9.7 MHz input and 25 MSPS data rate  
Low power  
328 mW per channel at 105 MSPS  
119 mW per channel at 25 MSPS  
Integer 1-to-8 input clock divider  
IF sampling frequencies to 300 MHz  
Analog input range of 2.7 V p-p  
Optional on-chip dither  
ORA  
PROGRAMMING DATA  
CMOS/LVDS  
D15A (MSB)  
TO  
D0A (LSB)  
VIN+A  
VIN–A  
16  
ADC  
OUTPUT BUFFER  
CLK+  
CLK–  
DIVIDE 1  
TO 8  
VREF  
SENSE  
DCOA  
DCOB  
DUTY CYCLE  
STABILIZER  
DCO  
GENERATION  
REF  
SELECT  
VCM  
RBIAS  
VIN–B  
VIN+B  
ORB  
D15B (MSB)  
TO  
D0B (LSB)  
16  
CMOS/LVDS  
OUTPUT BUFFER  
ADC  
Integrated ADC sample-and-hold inputs  
Differential analog inputs with 500 MHz bandwidth  
ADC clock duty cycle stabilizer  
MULTICHIP  
SYNC  
AGND  
SYNC  
PDWN  
OEB  
NOTES  
APPLICATIONS  
1. PIN NAMES ARE FOR THE CMOS PIN CONFIGURATION ONLY;  
SEE FIGURE 7 FOR LVDS PIN NAMES.  
Industrial instrumentation  
Figure 1.  
X-Ray, MRI, and ultrasound equipment  
High speed pulse acquisition  
Chemical and spectrum analysis  
Direct conversion receivers  
Multimode digital receivers  
Flexible power-down options allow significant power savings,  
when desired.  
Programming for setup and control is accomplished using a 3-wire  
SPI-compatible serial interface.  
Smart antenna systems  
General-purpose software radios  
The AD9650 is available in a 64-lead LFCSP and is specified over  
the industrial temperature range of −40°C to +85°C.  
GENERAL DESCRIPTION  
PRODUCT HIGHLIGHTS  
The AD9650 is a dual, 16-bit, 25 MSPS/65 MSPS/80 MSPS/  
105 MSPS analog-to-digital converter (ADC) designed for  
digitizing high frequency, wide dynamic range signals with  
input frequencies of up to 300 MHz.  
1. On-chip dither option for improved SFDR performance  
with low power analog input.  
2. Proprietary differential input that maintains excellent SNR  
performance for input frequencies up to 300 MHz.  
3. Operation from a single 1.8 V supply and a separate digital  
output driver supply accommodating 1.8 V CMOS or  
LVDS outputs.  
4. Standard serial port interface (SPI) that supports various  
product features and functions, such as data formatting  
(offset binary, twos complement, or gray coding), enabling  
the clock DCS, power-down, and test modes.  
The dual ADC core features a multistage, differential pipelined  
architecture with integrated output error correction logic. Each  
ADC features wide bandwidth, differential sample-and-hold  
analog input amplifiers, and shared integrated voltage reference,  
which eases design considerations. A duty cycle stabilizer is  
provided to compensate for variations in the ADC clock duty  
cycle, allowing the converters to maintain excellent performance.  
5. Pin compatible with the AD9268 and other dual families,  
AD9269, AD9251, AD9231, and AD9204. This allows a  
simple migration across resolutions and bandwidth.  
The ADC output data can be routed directly to the two external  
16-bit output ports or multiplexed on a single 16-bit bus. These  
outputs can be set to either 1.8 V CMOS or LVDS.  
Rev. 0  
Information furnished by Analog Devices is believed to be accurate and reliable. However, no  
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other  
rights of third parties that may result from its use. Specifications subject to change without notice. No  
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.  
Trademarks and registeredtrademarks arethe property of their respective owners.  
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.  
Tel: 781.329.4700  
Fax: 781.461.3113  
www.analog.com  
©2010 Analog Devices, Inc. All rights reserved.  
 

与AD9650-65EBZ相关器件

型号 品牌 获取价格 描述 数据表
AD9650-80EBZ ADI

获取价格

16-Bit, 25 MSPS/65 MSPS/80 MSPS/105 MSPS, 1.8 V Dual Analog-to-Digital Converter (ADC)
AD9650BCPZ-105 ADI

获取价格

16-Bit, 25 MSPS/65 MSPS/80 MSPS/105 MSPS, 1.8 V Dual Analog-to-Digital Converter (ADC)
AD9650BCPZ-25 ADI

获取价格

16-Bit, 25 MSPS/65 MSPS/80 MSPS/105 MSPS, 1.8 V Dual Analog-to-Digital Converter (ADC)
AD9650BCPZ-65 ADI

获取价格

16-Bit, 25 MSPS/65 MSPS/80 MSPS/105 MSPS, 1.8 V Dual Analog-to-Digital Converter (ADC)
AD9650BCPZ-80 ADI

获取价格

16-Bit, 25 MSPS/65 MSPS/80 MSPS/105 MSPS, 1.8 V Dual Analog-to-Digital Converter (ADC)
AD9650BCPZRL7-105 ADI

获取价格

16-Bit, 25 MSPS/65 MSPS/80 MSPS/105 MSPS, 1.8 V Dual Analog-to-Digital Converter (ADC)
AD9650BCPZRL7-25 ADI

获取价格

16-Bit, 25 MSPS/65 MSPS/80 MSPS/105 MSPS, 1.8 V Dual Analog-to-Digital Converter (ADC)
AD9650BCPZRL7-65 ADI

获取价格

16-Bit, 25 MSPS/65 MSPS/80 MSPS/105 MSPS, 1.8 V Dual Analog-to-Digital Converter (ADC)
AD9650BCPZRL7-80 ADI

获取价格

16-Bit, 25 MSPS/65 MSPS/80 MSPS/105 MSPS, 1.8 V Dual Analog-to-Digital Converter (ADC)
AD9650-EP ADI

获取价格

Dual 16-Bit, 105 MSPS, 1.8 V Analog-to-Digital Converter