5秒后页面跳转
捷配首页

Datasheet > 微控制器和处理器 > 时钟发生器> AD9548BCPZ-REEL7
AD9548BCPZ-REEL7 PDF预览

AD9548BCPZ-REEL7

更新时间： 2024-01-02 21:18:11
品牌 Logo 应用领域
亚德诺 - ADI 晶体时钟发生器微控制器和处理器外围集成电路
页数 文件大小 规格书
112页 1935K
描述
Quad/Octal Input Network Clock Generator/Synchronizer

阅读下载

中文翻译

获取价格

AD9548BCPZ-REEL7 技术参数

是否无铅：含铅是否Rohs认证：符合
生命周期：Active零件包装代码：QFN
包装说明：HVQCCN,针数：88
Reach Compliance Code：compliantECCN代码：EAR99
HTS代码：8542.39.00.01风险等级：5.3
Is Samacsys：NJESD-30 代码：S-XQCC-N88
JESD-609代码：e3长度：12 mm
湿度敏感等级：3端子数量：88
最高工作温度：85 °C最低工作温度：-40 °C
封装主体材料：UNSPECIFIED封装代码：HVQCCN
封装形状：SQUARE封装形式：CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
峰值回流温度（摄氏度）：260主时钟/晶体标称频率：1000 MHz
认证状态：Not Qualified座面最大高度：0.9 mm
最大供电电压：1.89 V最小供电电压：1.71 V
标称供电电压：1.8 V表面贴装：YES
技术：CMOS温度等级：INDUSTRIAL
端子面层：Matte Tin (Sn)端子形式：NO LEAD
端子节距：0.5 mm端子位置：QUAD
处于峰值回流温度下的最长时间：40宽度：12 mm
uPs/uCs/外围集成电路类型：CLOCK GENERATOR, OTHERBase Number Matches：1

AD9548BCPZ-REEL7 数据手册

 浏览型号AD9548BCPZ-REEL7的Datasheet PDF文件第104页浏览型号AD9548BCPZ-REEL7的Datasheet PDF文件第105页浏览型号AD9548BCPZ-REEL7的Datasheet PDF文件第106页浏览型号AD9548BCPZ-REEL7的Datasheet PDF文件第108页浏览型号AD9548BCPZ-REEL7的Datasheet PDF文件第109页浏览型号AD9548BCPZ-REEL7的Datasheet PDF文件第110页 
AD9548  
CALCULATING DIGITAL FILTER COEFFICIENTS  
It can also be shown that the adjusted open-loop bandwidth leads  
to T2 (the secondary time constant of the second order loop filter)  
expressed as  
The digital loop filter coefficients (α, β, γ, and δ (see Figure 40))  
relate to the time constants (T1, T2, and T3) associated with the  
equivalent analog circuit for a third order loop filter (Figure 66).  
FROM  
CHARGE  
PUMP  
1
TO  
VCO  
R3  
T2 =  
2
ωC  
(
T1 + T3  
)
C3  
C1  
Calculation of the digital loop filter coefficients requires a scaling  
constant, K (related to the system clock frequency, fS), and the PLL  
feedback divide ratio, D.  
C2  
Figure 66. Third Order Analog Loop Filter  
30,517,578,125  
K =  
fS  
233  
The design process begins by deciding on two design parameters  
related to the second order loop filter shown in Figure 67: the  
desired open-loop bandwidth (fP) and phase margin (θ).  
U
D = S + +1  
V
where S, U, and V are the integer and fractional feedback divider  
values that reside in the profile registers. Keep in mind that the  
desired integer feedback divide ratio is one more than the stored  
value of S (hence, the +1 term in the equation for D in this  
equation). This leads to the digital filter coefficients given by  
FROM  
TO  
CHARGE  
VCO  
PUMP  
C1  
C2  
2
2
ωC 2T2 D  
T1 K  
(
1+  
(
ωCT1  
)
)(1+  
(
)
ωCT3  
)
)
α =  
Figure 67. Second Order Analog Loop Filter  
2
1+  
(
ωCT2  
An analysis of the second order loop filter leads to its primary  
time constant, T1. It can be shown that T1 is expressible in terms of  
fP and θ as  
⎛
⎞
− 32  
1
1
⎜
⎜
⎟
⎟
β =  
γ =  
δ =  
+
fS T1 T2  
⎝
⎠
1− sin(θ)  
T1 =  
− 32  
fST1  
ωP cos(θ)  
where ωP = 2πfP .  
32  
fST3  
An analysis of the third order loop filter leads to the definition of  
another time constant, T3. It can be shown that T3 is expressible in  
terms of the desired amount of additional attenuation introduced  
by R3 and C3 at some specified frequency offset (fOFFSET) from the  
PLL output frequency.  
Calculation of the coefficient register values requires the  
application of some special functions described as follows:  
The if() function  
y = if(test_statement, true_value, false_value)  
ATTEN  
10  
10  
−1  
where test_statement is a conditional expression (for example, x <  
3), true_value is what y equals if the conditional expression is true,  
and false_value is what y equals if the conditional expression is  
false.  
T3 =  
ωOFFSET  
where  
.
ωOFFSET = 2πfOFFSET  
Note that ATTEN is the desired excess attenuation in decibels.  
Furthermore, ATTEN and ωOFFSET should be chosen so that  
The round() function  
y = round(x)  
1
T3 ≤  
5 fP  
With an expression for T1 and T3, it is possible to define an  
adjusted open-loop bandwidth (fC) that is slightly less than fP. It  
can be shown that ωC (fC expressed as a radian frequency) is  
expressible in terms of T1, T3, and θ (phase margin) as  
2
⎡
⎢
⎤
(
T1 + T3  
)
tan(θ)  
T1T3 +  
(
T1 + T3  
)
⎥
−1  
2
ωC =  
1+  
2
T1T3 +  
(
T1 + T3  
)
[
(
T1 + T3  
)
tan(θ)  
]
⎢
⎣
⎥
⎦
Rev. 0 | Page 107 of 112  
 
 
 
 
1...104105106107108109110...112

中文翻译

下载PDF

AD9548BCPZ-REEL7 替代型号

型号 品牌 替代类型 描述 数据表
AD9548BCPZ ADI

完全替代

 Quad/Octal Input Network Clock Generator/Synchronizer

与AD9548BCPZ-REEL7相关器件

型号 品牌 获取价格 描述 数据表
AD9549 ADI

获取价格

 		Dual Input Network Clock Generator/Synchronizer
AD9549ABCPZ ADI

获取价格

 		Dual Input Network Clock Generator/Synchronizer
AD9549ABCPZ-REEL7 ADI

获取价格

 		Dual Input Network Clock Generator/Synchronizer
AD9549APCBZ ADI

获取价格

 		Dual Input Network Clock Generator/Synchronizer
AD9549BCPZ ADI

获取价格

 		Dual Input Network Clock Generator/Synchronizer
AD9549BCPZ-REEL7 ADI

获取价格

 		IC 750 MHz, OTHER CLOCK GENERATOR, QCC64, 9 X 9 MM, ROHS COMPLIANT, MO-220VMMD, LFCSP-64,
AD9549XCPZ ADI

获取价格

 		Dual Input Network Clock Generator/Synchronizer
AD9550 ADI

获取价格

 		Integer-N Clock Translator for Wireline Communications
AD9550/PCBZ ADI

获取价格

 		Integer-N Clock Translator for Wireline Communications
AD9550BCPZ ADI

获取价格

 		Integer-N Clock Translator for Wireline Communications

与AD9548BCPZ-REEL7相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证