Quad PLL, Quad Input, Multiservice Line
Card Adaptive Clock Translator
Data Sheet
AD9554
FEATURES
APPLICATIONS
Supports GR-1244 Stratum 3 stability in holdover mode
Supports smooth reference switchover with virtually no
disturbance on output phase
Supports Telcordia GR-253 jitter generation, transfer, and
tolerance for SONET/SDH up to OC-192 systems
Supports ITU-T G.8262 synchronous Ethernet slave clocks
Supports ITU-T G.823, ITU-T G.824, ITU-T G.825, and
ITU-T G.8261
Network synchronization, including synchronous Ethernet
and synchronous digital hierarchy (SDH) to optical
transport network (OTN) mapping/demapping
Cleanup of reference clock jitter
SONET/SDH clocks up to OC-192, including FEC
Stratum 3 holdover, jitter cleanup, and phase transient
control
Cable infrastructure
Auto/manual holdover and reference switchover
Adaptive clocking allows dynamic adjustment of feedback
dividers for use in OTN mapping/demapping applications
Quad digital phase-locked loop (DPLL) architecture with four
reference inputs (single-ended or differential)
4 × 4 crosspoint allows any reference input to drive any PLL
Input reference frequencies from 2 kHz to 1000 MHz
Reference validation and frequency monitoring: 2 ppm
Programmable input reference switchover priority
20-bit programmable input reference divider
8 differential clock outputs with each differential pair
configurable as HCSL, LVDS-compatible, or LVPECL-
compatible
Data communications
GENERAL DESCRIPTION
The AD9554 is a low loop bandwidth clock translator that
provides jitter cleanup and synchronization for many systems,
including synchronous optical networks (SONET/SDH). The
AD9554 generates an output clock synchronized to up to four
external input references. The digital PLL (DPLL) allows for
reduction of input time jitter or phase noise associated with the
external references. The digitally controlled loop and holdover
circuitry of the AD9554 continuously generates a low jitter
output clock even when all reference inputs have failed.
Output frequency range: 430 kHz to 941 MHz
Programmable 18-bit integer and 24-bit fractional feedback
divider in digital PLL
Programmable loop bandwidths from 0.1 Hz to 4 kHz
Optional off-chip EEPROM to store power-up profile
72-lead (10 mm × 10 mm) LFCSP package
The AD9554 operates over an industrial temperature range of
−40°C to +85°C. If a single or dual DPLL version of this devices
is needed, refer to the AD9557 or AD9559, respectively.
FUNCTIONAL BLOCK DIAGRAM
EXTERNAL
EEPROM
(OPTIONAL)
Q0_A DIVIDER
SERIAL INTERFACE
STATUS AND
CONTROL PINS
2
(SPI OR I C)
P0 DIVIDER
Q0_B DIVIDER
DIGITAL
PLL 0
ANALOG
PLL 0
Q1_A DIVIDER
Q1_B DIVIDER
P1 DIVIDER
P2 DIVIDER
P3 DIVIDER
DIGITAL
PLL 1
ANALOG
PLL 1
REFERENCE
INPUT
MONITOR
AND MUX
Q2_A DIVIDER
Q2_B DIVIDER
DIGITAL
PLL 2
ANALOG
PLL 2
DIGITAL
PLL 3
ANALOG
PLL 3
Q3_A DIVIDER
Q3_B DIVIDER
STABLE
SOURCE
CLOCK
MULTIPLIER
AD9554
Figure 1.
Rev. 0
Document Feedback
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rightsof third parties that may result fromits use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks andregisteredtrademarks are the property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
Technical Support
©2014 Analog Devices, Inc. All rights reserved.
www.analog.com