AD5332/AD5333/AD5342/AD5343
AD5343 FUNCTIONAL BLOCK DIAGRAM
AD5343 PIN CONFIGURATION
V
V
DD
REF
HBEN
1
2
20
19
18
17
DB
7
DB
DB
DB
V
6
5
4
3
2
1
0
REF
POWER-ON
RESET
V
A
B
3
OUT
AD5343
V
4
HIGH BYTE
REGISTER
OUT
12-BIT
5
16 DB
15
GND
AD5343
DB
7
.
.
.
.
.
.
TOP VIEW
6
DB
14 DB
CS
WR
A0
(Not to Scale)
DAC
REGISTER
LOW BYTE
REGISTER
12-BIT
DAC
7
BUFFER
BUFFER
V
A
DB
OUT
0
8
13
12
11
DB
V
HBEN
CS
9
CLR
DD
INTER-
FACE
LOGIC
HIGH BYTE
REGISTER
10
PD
LDAC
WR
A0
DAC
REGISTER
LOW BYTE
REGISTER
12-BIT
DAC
V
B
OUT
RESET
CLR
LDAC
POWER-DOWN
LOGIC
GND
PD
AD5343 PIN FUNCTION DESCRIPTIONS
Pin
No.
Mnemonic
Function
1
HBEN
This pin is used when writing to the device to determine if data is written to the high byte register or the
low byte register.
2
VREF
Unbuffered reference input for both DACs.
3
4
V
V
OUTA
OUTB
Output of DAC A. Buffered output with rail-to-rail operation.
Output of DAC B. Buffered output with rail-to-rail operation.
5
6
7
8
GND
CS
Ground reference point for all circuitry on the part.
Active Low Chip Select Input. This is used in conjunction with WR to write data to the parallel interface.
Active Low Write Input. This is used in conjunction with CS to write data to the parallel interface.
Address pin for selecting between DAC A and DAC B.
WR
A0
9
10
CLR
LDAC
Asynchronous active low control input that clears all input registers and DAC registers to zeros.
Active low control input that updates the DAC registers with the contents of the input registers. This allows
all DAC outputs to be simultaneously updated.
11
12
PD
Power-Down Pin. This active low control pin puts all DACs into power-down mode.
Power Supply Pin. These parts can operate from 2.5 V to 5.5 V and the supply should be decoupled with a
VDD
10 F capacitor in parallel with a 0.1 F capacitor to GND.
13–20
DB0–DB7
Eight Parallel Data Inputs. DB7 is the MSB of these eight bits.
–8–
REV. 0