AD5332/AD5333/AD5342/AD5343
AD5332 FUNCTIONAL BLOCK DIAGRAM
AD5332 PIN CONFIGURATION
V
A
V
DD
REF
1
2
20
19
18
17
DB
V
V
V
B
A
A
B
7
REF
DB
DB
DB
REF
6
POWER-ON
RESET
AD5332
3
OUT
5
4
3
V
4
OUT
8-BIT
DAC
REGISTER
INPUT
REGISTER
DB
8-BIT
DAC
7
.
.
.
5
16 DB
15
V
A
B
GND
BUFFER
OUT
OUT
AD5332
TOP VIEW
DB
6
DB
CS
WR
A0
2
1
0
0
(Not to Scale)
7
14 DB
INTER-
FACE
8
13
12
11
DB
V
LOGIC
CS
WR
A0
DAC
REGISTER
INPUT
REGISTER
8-BIT
DAC
9
CLR
BUFFER
V
DD
10
PD
LDAC
RESET
POWER-DOWN
LOGIC
CLR
LDAC
V
B
GND
PD
REF
AD5332 PIN FUNCTION DESCRIPTIONS
Pin
No.
Mnemonic
VREF
Function
1
B
Unbuffered reference input for DAC B.
2
3
4
5
6
7
8
V
V
V
GND
CS
REFA
OUTA
OUTB
Unbuffered reference input for DAC A.
Output of DAC A. Buffered output with rail-to-rail operation.
Output of DAC B. Buffered output with rail-to-rail operation.
Ground reference point for all circuitry on the part.
Active low Chip Select Input. This is used in conjunction with WR to write data to the parallel interface.
Active low Write Input. This is used in conjunction with CS to write data to the parallel interface.
Address pin for selecting which DAC A and DAC B.
WR
A0
9
10
CLR
LDAC
Asynchronous active low control input that clears all input registers and DAC registers to zeros.
Active low control input that updates the DAC registers with the contents of the input registers. This
allows all DAC outputs to be simultaneously updated.
11
12
PD
Power-Down Pin. This active low control pin puts all DACs into power-down mode.
Power Supply Pin. These parts can operate from 2.5 V to 5.5 V and the supply should be decoupled with a
10 F capacitor in parallel with a 0.1 F capacitor to GND.
VDD
13–20
DB0–DB7
Eight Parallel Data Inputs. DB7 is the MSB of these eight bits.
–5–
REV. 0