5秒后页面跳转
AD5342_15 PDF预览

AD5342_15

更新时间: 2022-02-26 12:58:04
品牌 Logo 应用领域
亚德诺 - ADI /
页数 文件大小 规格书
20页 327K
描述
2.5 V to 5.5 V, 230A, Parallel Interface Dual Voltage-Output 8-/10-/12-Bit DACs

AD5342_15 数据手册

 浏览型号AD5342_15的Datasheet PDF文件第3页浏览型号AD5342_15的Datasheet PDF文件第4页浏览型号AD5342_15的Datasheet PDF文件第5页浏览型号AD5342_15的Datasheet PDF文件第7页浏览型号AD5342_15的Datasheet PDF文件第8页浏览型号AD5342_15的Datasheet PDF文件第9页 
AD5332/AD5333/AD5342/AD5343  
AD5333 FUNCTIONAL BLOCK DIAGRAM  
AD5333 PIN CONFIGURATION  
V
V
A
DD  
REF  
1
2
3
4
5
6
7
8
9
24  
23  
22  
21  
20  
19  
18  
DB  
DB  
DB  
DB  
DB  
DB  
DB  
GAIN  
BUF  
9
8
7
6
5
4
3
2
1
0
AD5333  
V
B
A
A
B
REF  
REF  
OUT  
OUT  
POWER-ON  
RESET  
DAC  
V
REGISTER  
10-BIT  
BUF  
GAIN  
DB  
V
V
AD5333  
TOP VIEW  
(Not to Scale)  
INPUT  
REGISTER  
10-BIT  
DAC  
BUFFER  
V
V
A
B
OUT  
9
.
GND  
CS  
.
.
17 DB  
16 DB  
15 DB  
DB  
0
INTER-  
FACE  
LOGIC  
WR  
CS  
WR  
A0  
A0 10  
INPUT  
REGISTER  
10-BIT  
DAC  
BUFFER  
OUT  
11  
12  
14  
13  
CLR  
LDAC  
V
DD  
DAC  
REGISTER  
PD  
RESET  
POWER-DOWN  
LOGIC  
CLR  
LDAC  
V
B
GND  
PD  
REF  
AD5333 PIN FUNCTION DESCRIPTIONS  
Pin  
No.  
Mnemonic  
Function  
Gain Control Pin. This controls whether the output range from the DAC is 0–VREF or 0–2 VREF.  
Buffer Control Pin. This pin controls whether the reference input to the DAC is buffered or unbuffered.  
Reference input for DAC B.  
Reference input for DAC A.  
Output of DAC A. Buffered output with rail-to-rail operation.  
1
2
3
4
5
6
GAIN  
BUF  
V
V
V
V
REFB  
REFA  
OUTA  
OUTB  
Output of DAC B. Buffered output with rail-to-rail operation.  
7
8
9
10  
11  
12  
GND  
CS  
Ground reference point for all circuitry on the part.  
Active Low Chip Select Input. This is used in conjunction with WR to write data to the parallel interface.  
Active Low Write Input. This is used in conjunction with CS to write data to the parallel interface.  
Address pin for selecting between DAC A and DAC B.  
Asynchronous active-low control input that clears all input registers and DAC registers to zeros.  
Active-low control input that updates the DAC registers with the contents of the input registers. This  
allows all DAC outputs to be simultaneously updated.  
WR  
A0  
CLR  
LDAC  
13  
14  
PD  
Power-Down Pin. This active low control pin puts all DACs into power-down mode.  
Power Supply Pin. These parts can operate from 2.5 V to 5.5 V and the supply should be decoupled with a  
VDD  
10 F capacitor in parallel with a 0.1 F capacitor to GND.  
15–24  
DB0–DB9  
10 Parallel Data Inputs. DB9 is the MSB of these 10 bits.  
6–  
REV. 0  

与AD5342_15相关器件

型号 品牌 描述 获取价格 数据表
AD5342BRU ADI 2.5 V to 5.5 V, 230uA, Parallel Interface Dual Voltage-Output 8-/10-/12-Bit DACs

获取价格

AD5342BRU-REEL ADI DUAL, PARALLEL, WORD INPUT LOADING, 8us SETTLING TIME, 12-BIT DAC, PDSO28, PLASTIC, TSSOP-

获取价格

AD5342BRU-REEL7 ADI IC DUAL, PARALLEL, WORD INPUT LOADING, 8 us SETTLING TIME, 12-BIT DAC, PDSO28, TSSOP-28, D

获取价格

AD5342BRUZ ADI 2.5 V to 5.5 V, 230 muA, Parallel Interface Dual Voltage-Output 8-/10-/12-Bit DACs

获取价格

AD5342BRUZ-REEL7 ADI +2.5V to 5.5V, 230 µA Dual Rail-to-Rail Voltage Output 12-Bit DAC with Parallel I

获取价格

AD5343 ADI 2.5 V to 5.5 V, 115 uA, Parallel Interface Single Voltage-Output 8-/10-/12-Bit DACs

获取价格