5秒后页面跳转
9FGV0831CKLF PDF预览

9FGV0831CKLF

更新时间: 2024-11-20 01:02:47
品牌 Logo 应用领域
艾迪悌 - IDT PC
页数 文件大小 规格书
17页 339K
描述
8-O/P 1.8V PCIe Gen 1/2/3 Clock Generator

9FGV0831CKLF 数据手册

 浏览型号9FGV0831CKLF的Datasheet PDF文件第2页浏览型号9FGV0831CKLF的Datasheet PDF文件第3页浏览型号9FGV0831CKLF的Datasheet PDF文件第4页浏览型号9FGV0831CKLF的Datasheet PDF文件第5页浏览型号9FGV0831CKLF的Datasheet PDF文件第6页浏览型号9FGV0831CKLF的Datasheet PDF文件第7页 
8-O/P 1.8V PCIe Gen 1/2/3 Clock Generator  
9FGV0831  
DATASHEET  
Description  
Features/Benefits  
The 9FGV0831 is a member of IDT's SOC-Friendly 1.8V  
Very-Low-Power PCIe clock family. The device has 8 output  
enables for clock management, 2 different spread spectrum  
levels in addition to spread off and 2 selectable SMBus  
addresses.  
LP-HCSL outputs; save 16 resistors compared to standard  
PCIe devices  
62mW typical power consumption; reduced thermal  
concerns  
Outputs can optionally be supplied from any voltage  
between 1.05 and 1.8V; maximum power savings  
Recommended Application  
1.8V PCIe Gen1/2/3 clock generator  
OE# pins; support DIF power management  
Programmable Slew rate for each output; allows tuning for  
various line lengths  
Programmable output amplitude; allows tuning for various  
Output Features  
8 - 100MHz Low-Power (LP) HCSL DIF pair  
1 - 1.8V LVCMOS REF output w/Wake-On-LAN (WOL)  
support  
application environments  
DIF outputs blocked until PLL is locked; clean system  
start-up  
Selectable 0%, -0.25% or -0.5% spread on DIF outputs;  
reduces EMI  
Key Specifications  
DIF cycle-to-cycle jitter <50ps  
DIF output-to-output skew <50ps  
DIF phase jitter is PCIe Gen1-2-3 compliant  
REF phase jitter is < 1.5ps RMS  
External 25MHz crystal; supports tight ppm with 0 ppm  
synthesis error  
Configuration can be accomplished with strapping pins;  
SMBus interface not required for device control  
3.3V tolerant SMBus interface works with legacy controllers  
Selectable SMBus addresses; multiple devices can easily  
share an SMBus segment  
Space saving 48-pin 6x6 mm VFQFPN; minimal board  
space  
Block Diagram  
vOE(7:0)#  
REF1.8  
XIN/CLKIN_25  
OSC  
DIF7  
DIF6  
X2  
DIF5  
SS Capable PLL  
DIF4  
vSADR  
DIF3  
DIF2  
DIF1  
vSS_EN_tri  
CONTROL  
LOGIC  
^CKPWRGD_PD#  
SDATA_3.3  
SCLK_3.3  
DIF0  
9FGV0831 OCTOBER 18, 2016  
1
©2016 Integrated Device Technology, Inc.  

与9FGV0831CKLF相关器件

型号 品牌 获取价格 描述 数据表
9FGV0831CKLFT IDT

获取价格

8-O/P 1.8V PCIe Gen 1/2/3 Clock Generator
9FGV0841 IDT

获取价格

8-O/P 1.8V PCIe Gen 1-2-3 Clock Generator
9FGV0841 RENESAS

获取价格

8-output 1.8 V PCIe Gen1–4 Clock Generator wi
9FGV0841_16 IDT

获取价格

8-O/P 1.8V PCIe Gen 1-2-3 Clock Generator
9FGV0841_17 IDT

获取价格

8-Output Very Low-Power PCIe Gen1-2-3-4 Clock Generator with Zo=100ohms
9FGV0841AKILF IDT

获取价格

8-O/P 1.8V PCIe Gen 1-2-3 Clock Generator
9FGV0841AKLF IDT

获取价格

8-O/P 1.8V PCIe Gen 1-2-3 Clock Generator
9FGV0841AKLFT IDT

获取价格

8-O/P 1.8V PCIe Gen 1-2-3 Clock Generator
9FGV0841AKLIFT IDT

获取价格

8-O/P 1.8V PCIe Gen 1-2-3 Clock Generator
9FGV1001 RENESAS

获取价格

Programmable PhiClock? Generator