Datasheet > 9FGV0841_17

9FGV0841_17

更新时间： 2024-11-24 01:04:11

品牌	Logo	应用领域
艾迪悌 - IDT		PC
页数	文件大小	规格书
17页	261K
描述
8-Output Very Low-Power PCIe Gen1-2-3-4 Clock Generator with Zo=100ohms

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

9FGV0841_17 数据手册

8-Output Very Low-Power PCIe Gen1-2-3-4

Clock Generator with Zo=100ohms

9FGV0841

DATASHEET

Description

Features

The 9FGV0841 is a member of IDT's SOC-friendly 1.8V very

low-power PCIe clock family. It has integrated output

• Direct connection to 100Ω transmission lines; saves 32

resistors compared to standard PCIe devices

terminations providing Zo = 100 for direction connection to

100 transmission lines. The device has 8 output enables for

clock management, 2 different spread spectrum levels in

addition to spread off, and 2 selectable SMBus addresses.

• 62mW typical power consumption; reduced thermal

concerns

• Outputs can optionally be supplied from any voltage

between 1.05 and 1.8V; maximum power savings

• OE# pins; support DIF power management

• LP-HCSL differential clock outputs; reduced power and

board space

Typical Applications

PCIe Gen1–4 clock generation for Riser Cards, Storage,

Networking, JBOD, Communications, Access Points

• Programmable slew rate for each output; allows tuning for

various line lengths

• Programmable output amplitude; allows tuning for various

Output Features

• 8 100MHz Low-Power (LP) HCSL DIF pairs with Zo =

100

• 1 1.8V LVCMOS REF output with Wake-On-LAN (WOL)

support

application environments

• DIF outputs blocked until PLL is locked; clean system

start-up

• Selectable 0%, -0.25% or -0.5% spread on DIF outputs;

reduces EMI

• External 25MHz crystal; supports tight ppm with 0 ppm

synthesis error

Key Specifications

• DIF cycle-to-cycle jitter <50ps

• Configuration can be accomplished with strapping pins;

SMBus interface not required for device control

• DIF output-to-output skew <50ps

• DIF phase jitter is PCIe Gen1-2-3-4 compliant

• REF phase jitter is <1.5ps RMS

• 3.3V tolerant SMBus interface works with legacy controllers

• Selectable SMBus addresses; multiple devices can easily

share an SMBus segment

• Space saving 6 x 6 mm 48-VFQFPN; minimal board space

Block Diagram

vOE(7:0)#

REF1.8

XIN/CLKIN_25

OSC

DIF7

DIF6

DIF5

SS Capable PLL

DIF4

DIF3

DIF2

DIF1

DIF0

vSADR

vSS_EN_tri

^CKPWRGD_PD#

SDATA_3.3

CONTROL

LOGIC

SCLK_3.3

9FGV0841 JUNE 26, 2017

12 3 4 5 6 7...17

中文翻译

下载PDF

与9FGV0841_17相关器件

型号	品牌	获取价格	描述	数据表
9FGV0841AKILF	IDT	获取价格	8-O/P 1.8V PCIe Gen 1-2-3 Clock Generator
9FGV0841AKLF	IDT	获取价格	8-O/P 1.8V PCIe Gen 1-2-3 Clock Generator
9FGV0841AKLFT	IDT	获取价格	8-O/P 1.8V PCIe Gen 1-2-3 Clock Generator
9FGV0841AKLIFT	IDT	获取价格	8-O/P 1.8V PCIe Gen 1-2-3 Clock Generator
9FGV1001	RENESAS	获取价格	Programmable PhiClock? Generator
9FGV1002	RENESAS	获取价格	Programmable PhiClock? Generator
9FGV1004	RENESAS	获取价格	Programmable PhiClock? Generator
9FGV1005	IDT	获取价格	Low Phase-Noise, Low-Power Programmable PhiClock Generator
9FGV1005	RENESAS	获取价格	Programmable PhiClock? Generator
9FGV1005AnnnLTGI	IDT	获取价格	Low Phase-Noise, Low-Power Programmable PhiClock Generator

与9FGV0841_17相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

35
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

26
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

54
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

52

产品中心

服务支持

精选活动

关于我们

帮助中心

9FGV0841_17

9FGV0841_17 数据手册

与9FGV0841_17相关器件

与9FGV0841_17相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

9FGV0841_17

9FGV0841_17 数据手册

与9FGV0841_17相关器件

与9FGV0841_17相关文章

您还可以找

您在本页遇到什么问题？