Datasheet > 9FGV0841

9FGV0841

更新时间： 2024-11-20 14:58:23

品牌	Logo	应用领域
瑞萨 - RENESAS		PC
页数	文件大小	规格书
22页	840K
描述
8-output 1.8 V PCIe Gen1–4 Clock Generator with Zo=100 ohms

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

9FGV0841 数据手册

8-Output Very Low-Power PCIe Gen1–4

Clock Generator with Zo = 100ohms

9FGV0841

Datasheet

Description

Features

▪ Direct connection to 100Ω transmission lines; saves 32

The 9FGV0841 is a member of IDT's SOC-friendly 1.8V very

low-power PCIe clock family. It has integrated output terminations

providing Zo = 100Ω for direction connection to 100Ω transmission

lines. The device has 8 output enables for clock management, 2

different spread spectrum levels in addition to spread off, and 2

selectable SMBus addresses.

resistors compared to standard PCIe devices

▪ 62mW typical power consumption; reduced thermal concerns

▪ Outputs can optionally be supplied from any voltage between

1.05V and 1.8V; maximum power savings

▪ OE# pins; support DIF power management

▪ LP-HCSL differential clock outputs; reduced power and board

space

Typical Applications

▪ PCIe Gen1–4 clock generation for Riser Cards

▪ Programmable slew rate for each output; allows tuning for

various line lengths

▪ Storage

▪ Networking

▪ JBOD

▪ Programmable output amplitude; allows tuning for various

application environments

▪ Communications

▪ Access Points

▪ DIF outputs blocked until PLL is locked; clean system start-up

▪ Selectable 0%, -0.25% or -0.5% spread on DIF outputs;

reduces EMI

Output Features

▪ Eight 100MHz Low-Power HCSL (LP-HCSL) DIF pairs with

Zo = 100Ω

▪ External 25MHz crystal; supports tight ppm with 0 ppm

synthesis error

▪ Configuration can be accomplished with strapping pins; SMBus

interface not required for device control

▪ One 1.8V LVCMOS REF output with Wake-On-LAN (WOL)

support

▪ 3.3V tolerant SMBus interface works with legacy controllers

▪ Selectable SMBus addresses; multiple devices can easily

share an SMBus segment

Key Specifications

▪ DIF cycle-to-cycle jitter < 50ps

▪ Space saving 6 × 6 mm 48-VFQFPN; minimal board space

▪ DIF output-to-output skew < 50ps

▪ DIF phase jitter is PCIe Gen1–4 compliant

▪ REF phase jitter is < 1.5ps RMS

▪ Available in Commercial (0° to +70°C), Industrial (-40°C to

+85°C) and Automotive Grade 2 (-40°C to +105°C)

temperature ranges

Block Diagram

vOE(7:0)#

REF1.8

XIN/CLKIN_25

OSC

DIF7

DIF6

DIF5

SS Capable PLL

DIF4

DIF3

DIF2

DIF1

DIF0

vSADR

vSS_EN_tri

Control Logic

^CKPWRGD_PD#

SDATA_3.3

SCLK_3.3

August 20, 2021

12 3 4 5 6 7...22

中文翻译

下载PDF

与9FGV0841相关器件

型号	品牌	获取价格	描述	数据表
9FGV0841_16	IDT	获取价格	8-O/P 1.8V PCIe Gen 1-2-3 Clock Generator
9FGV0841_17	IDT	获取价格	8-Output Very Low-Power PCIe Gen1-2-3-4 Clock Generator with Zo=100ohms
9FGV0841AKILF	IDT	获取价格	8-O/P 1.8V PCIe Gen 1-2-3 Clock Generator
9FGV0841AKLF	IDT	获取价格	8-O/P 1.8V PCIe Gen 1-2-3 Clock Generator
9FGV0841AKLFT	IDT	获取价格	8-O/P 1.8V PCIe Gen 1-2-3 Clock Generator
9FGV0841AKLIFT	IDT	获取价格	8-O/P 1.8V PCIe Gen 1-2-3 Clock Generator
9FGV1001	RENESAS	获取价格	Programmable PhiClock? Generator
9FGV1002	RENESAS	获取价格	Programmable PhiClock? Generator
9FGV1004	RENESAS	获取价格	Programmable PhiClock? Generator
9FGV1005	IDT	获取价格	Low Phase-Noise, Low-Power Programmable PhiClock Generator

与9FGV0841相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

23
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

15
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

45
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

44

产品中心

服务支持

精选活动

关于我们

帮助中心

9FGV0841

9FGV0841 数据手册

与9FGV0841相关器件

与9FGV0841相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

9FGV0841

9FGV0841 数据手册

与9FGV0841相关器件

与9FGV0841相关文章

您还可以找

您在本页遇到什么问题？