5秒后页面跳转
935306519518 PDF预览

935306519518

更新时间: 2024-09-18 05:56:19
品牌 Logo 应用领域
恩智浦 - NXP /
页数 文件大小 规格书
132页 852K
描述
Power Supply Management Circuit

935306519518 数据手册

 浏览型号935306519518的Datasheet PDF文件第2页浏览型号935306519518的Datasheet PDF文件第3页浏览型号935306519518的Datasheet PDF文件第4页浏览型号935306519518的Datasheet PDF文件第5页浏览型号935306519518的Datasheet PDF文件第6页浏览型号935306519518的Datasheet PDF文件第7页 
UJA113x series  
Buck/boost HS-CAN/(dual) LIN system basis chip  
Rev. 2 — 5 July 2016  
Product data sheet  
1. General description  
The UJA113x System Basis Chip (SBC) contains a fully integrated buck and boost  
converter along with a number of features commonly found in the latest generation of  
automotive Electronic Control Units (ECUs). It interfaces directly with CAN and LIN bus  
lines, supplies the microcontroller, handles input and output signals and supports fail-safe  
features including a watchdog and advanced ‘limp home’ functionality configurable via  
non-volatile memory. The UJA113x is available in number of variants as detailed in  
Section 3.  
To satisfy the demand for SBCs that operate at low battery supply voltages and feature  
low power dissipation, a switched mode power supply (SMPS) with automatic down (Buck  
mode) or up conversion (Boost mode) has been integrated into the UJA113x. In Boost  
mode, the SMPS of the UJA1131 and UJA1132 variants can continue supplying a  
microcontroller during dips in the battery voltage, ensuring uninterrupted operation. The  
boost stage of the UJA1135 and the UJA1136 has limited output current capability, and is  
suitable for supplying the memory in a microcontroller to prevent information being lost.  
The SMPS requires only a single external coil and some capacitors but no separate  
semiconductors.  
The UJA113x implements the classic CAN physical layer as defined in the current  
ISO11898 standard (-2:2003, -5:2007, -6:2013). Pending the release of the upcoming  
version of ISO11898-2:201x including CAN FD, additional timing parameters defining loop  
delay symmetry are included. This implementation enables reliable communication in the  
CAN FD fast phase at data rates up to 2 Mbit/s.  
The UJA113xFD/x variants support ISO 11898-6:2013 and ISO 11898-2:201x compliant  
CAN partial networking with a selective wake-up function incorporating CAN FD-passive.  
CAN FD-passive is a feature that allows CAN FD bus traffic to be ignored in  
Sleep/Standby mode. CAN FD-passive partial networking is the perfect fit for networks  
that support both CAN FD and classic CAN communications. It allows normal CAN  
controllers that do not need to communicate CAN FD messages to remain in partial  
networking Sleep/Standby mode during CAN FD communication without generating bus  
errors.  
A number of configuration settings are stored in non-volatile memory. This makes it  
possible to adapt the power-on and limp home behavior of the UJA113x to meet the  
specific requirements of an application.  

与935306519518相关器件

型号 品牌 获取价格 描述 数据表
935306575512 NXP

获取价格

135W, 2 CHANNEL, AUDIO AMPLIFIER, PDSO36
935306575518 NXP

获取价格

135W, 2 CHANNEL, AUDIO AMPLIFIER, PDSO36
935306625431 NXP

获取价格

Interface Circuit
935306626431 NXP

获取价格

Interface Circuit
935306627431 NXP

获取价格

Interface Circuit
935306628431 NXP

获取价格

Interface Circuit
935306634431 NXP

获取价格

Interface Circuit
935306635431 NXP

获取价格

Interface Circuit
935306698118 NXP

获取价格

Interface Circuit
935306831118 NXP

获取价格

Interface Circuit