Datasheet > 935306634431

935306634431

更新时间： 2024-09-17 19:37:23

品牌	Logo	应用领域
恩智浦 - NXP		接口集成电路
页数	文件大小	规格书
74页	617K
描述
Interface Circuit

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

935306634431 技术参数

生命周期：	Active	包装说明：	,
Reach Compliance Code：	unknown	风险等级：	5.56
接口集成电路类型：	INTERFACE CIRCUIT	Base Number Matches：	1

935306634431 数据手册

UJA1169

Mini high-speed CAN system basis chip

Rev. 1 — 4 February 2016

Product data sheet

1. General description

The UJA1169 is a mini high-speed CAN System Basis Chip (SBC) containing an

ISO 11898-2:201x (upcoming merged ISO 11898-2/5/6) compliant HS-CAN transceiver

and an integrated 5 V or 3.3 V 250 mA scalable supply (V1) for a microcontroller and/or

other loads. It also features a watchdog and a Serial Peripheral Interface (SPI). The

UJA1169 can be operated in very low-current Standby and Sleep modes with bus and

local wake-up capability.

The UJA1169 comes in six variants. The UJA1169TK, UJA1169TK/F, UJA1169TK/X and

UJA1169TK/X/F contain a 5 V regulator (V1). V1 is a 3.3 V regulator in the UJA1169TK/3

and the UJA1169TK/F/3.

The UJA1169TK, UJA1169TK/F, UJA1169TK/3 and UJA1169TK/F/3 variants feature a

second on-board 5 V regulator (V2) that supplies the internal CAN transceiver and can

also be used to supply additional on-board hardware.

The UJA1169TK/X and UJA1169TK/X/F are equipped with a 5 V supply (VEXT) for

off-board components. VEXT is short-circuit proof to the battery, ground and negative

voltages. The integrated CAN transceiver is supplied internally via V1, in parallel with the

microcontroller.

The UJA1169xx/F variants support ISO 11898-6:2013 and ISO 11898-2:201x compliant

CAN partial networking with a selective wake-up function incorporating CAN FD-passive.

CAN FD-passive is a feature that allows CAN FD bus traffic to be ignored in

Sleep/Standby mode. CAN FD-passive partial networking is the perfect fit for networks

that support both CAN FD and classic CAN communications. It allows normal CAN

controllers that do not need to communicate CAN FD messages to remain in partial

networking Sleep/Standby mode during CAN FD communication without generating bus

errors.

The UJA1169 implements the standard CAN physical layer as defined in the current

ISO11898 standard (-2:2003, -5:2007, -6:2013). Pending the release of the upcoming

version of ISO11898-2:201x including CAN FD, additional timing parameters defining loop

delay symmetry are included. This implementation enables reliable communication in the

CAN FD fast phase at data rates up to 2 Mbit/s.

A dedicated LIMP output pin is provided to flag system failures.

A number of configuration settings are stored in non-volatile memory. This arrangement

makes it possible to configure the power-on and limp-home behavior of the UJA1169 to

meet the requirements of different applications.

12 3 4 5 6 7...74

中文翻译

下载PDF

与935306634431相关器件

型号	品牌	获取价格	描述	数据表
935306635431	NXP	获取价格	Interface Circuit
935306698118	NXP	获取价格	Interface Circuit
935306831118	NXP	获取价格	Interface Circuit
935306832118	NXP	获取价格	Interface Circuit
935306932118	NXP	获取价格	Microprocessor Circuit
935306933118	NXP	获取价格	Microprocessor Circuit
935306939125	NXP	获取价格	Microprocessor Circuit
935307007151	NXP	获取价格	IC NFC FRONT END 64TFBGA
935307168431	NXP	获取价格	Interface Circuit
935307179431	NXP	获取价格	Interface Circuit

与935306634431相关文章

摩尔斯微电子在美国约书亚树国家公园测试 Wi-Fi HaLow
2024-09-18

15
贸泽上架Tallysman TW5386智能GNSS天线
2024-09-18

14
SL74HC10N：高性能三输入与非门解析
2024-09-03

93
AIC1781A 电池充电控制器深度解析
2024-09-03

82

产品中心

服务支持

精选活动

关于我们

帮助中心

935306634431

935306634431 技术参数

935306634431 数据手册

与935306634431相关器件

与935306634431相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

935306634431

935306634431 技术参数

935306634431 数据手册

与935306634431相关器件

与935306634431相关文章

您还可以找

您在本页遇到什么问题？