Datasheet > 8T73S208A-01NLGI8

8T73S208A-01NLGI8

更新时间： 2024-12-01 01:10:31

品牌	Logo	应用领域
艾迪悌 - IDT		/
页数	文件大小	规格书
24页	438K
描述
2.5V, 3.3V Differential LVPECL Clock Divider and Buffer

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

8T73S208A-01NLGI8 数据手册

浏览型号8T73S208A-01NLGI8的Datasheet PDF文件第2页

浏览型号8T73S208A-01NLGI8的Datasheet PDF文件第3页

浏览型号8T73S208A-01NLGI8的Datasheet PDF文件第4页

浏览型号8T73S208A-01NLGI8的Datasheet PDF文件第5页

浏览型号8T73S208A-01NLGI8的Datasheet PDF文件第6页

浏览型号8T73S208A-01NLGI8的Datasheet PDF文件第7页

2.5V, 3.3V Differential LVPECL Clock

Divider and Buffer

8T73S208A-01

REFER TO PCN# N1605-01, Effective Date August 18, 2016

DATA SHEET

FOR NEW DESIGNS USE PART NUMBER: 8T73S208B-01NLGI

General Description

Features

• One differential input reference clock

The 8T73S208A-01 is a high-performance differential LVPECL clock

divider and fanout buffer. The device is designed for the frequency

division and signal fanout of high-frequency, low phase-noise clocks.

The 8T73S208A-01 is characterized to operate from a 2.5V and 3.3V

power supply. Guaranteed output-to-output and part-to-part skew

characteristics make the 8T73S208A-01 ideal for those clock

distribution applications demanding well-defined performance and

repeatability. The integrated input termination resistors make

interfacing to the reference source easy and reduce passive

component count. Each output can be individually enabled or

disabled in the high-impedance state controlled by a I²C register. On

power-up, all outputs are disabled.

• Differential pair can accept the following differential input

levels: LVDS, LVPECL, CML

• Integrated input termination resistors

• Eight LVPECL outputs

• Selectable clock frequency division of ÷1, ÷2, ÷4 and ÷8

• Maximum input clock frequency: 1GHz

• LVCMOS interface levels for the control inputs

• Individual output enable/disabled by I²C interface

• Power-up state: all outputs disabled

• Output skew: 60ps (maximum)

• Output rise/fall times: 350ps (maximum)

• Low additive phase jitter, RMS: 182fs (typical)

• Full 2.5V and 3.3V supply voltages

• Lead-free (RoHS 6) 32-Lead VFQFN packaging

• -40°C to 85°C ambient operating temperature

8T73S208A-01 REVISION 2 05/20/16

12 3 4 5 6 7...24

中文翻译

下载PDF

与8T73S208A-01NLGI8相关器件

型号	品牌	获取价格	描述	数据表
8T73S208B-01	IDT	获取价格	2.5 V, 3.3 V Differential LVPECL Clock Divider and Fanout Buffer
8T73S208B-01	RENESAS	获取价格	2.5V, 3.3V Differential LVPECL Clock Divider and Buffer
8T73S208B-01NLGI	IDT	获取价格	2.5 V, 3.3 V Differential LVPECL Clock Divider and Fanout Buffer
8T73S208B-01NLGI8	IDT	获取价格	2.5 V, 3.3 V Differential LVPECL Clock Divider and Fanout Buffer
8T73S208BNLGI	IDT	获取价格	2.5 V, 3.3 V Differential LVPECL Clock Divider and Fanout Buffer
8T73S208BNLGI8	IDT	获取价格	2.5 V, 3.3 V Differential LVPECL Clock Divider and Fanout Buffer
8T74S208A-01	IDT	获取价格	2.5V Differential LVDS Clock Divider and Fanout Buffer
8T74S208A-01_16	IDT	获取价格	2.5V Differential LVDS Clock Divider and Fanout Buffer
8T74S208A-01NLGI	IDT	获取价格	2.5V Differential LVDS Clock Divider and Fanout Buffer
8T74S208A-01NLGI8	IDT	获取价格	2.5V Differential LVDS Clock Divider and Fanout Buffer