5秒后页面跳转
捷配首页

Datasheet > 89HPES24T3G2ZAAR
89HPES24T3G2ZAAR PDF预览

89HPES24T3G2ZAAR

更新时间： 2024-01-16 18:42:55
品牌 Logo 应用领域
艾迪悌 - IDT 时钟PC驱动外围集成电路驱动器
页数 文件大小 规格书
48页 1250K
描述
PCI Bus Controller, PBGA324, 19 X 19 MM, 1 MM PITCH, ROHS COMPLIANT, FCBGA-324

阅读下载

中文翻译

获取价格

89HPES24T3G2ZAAR 技术参数

是否无铅：不含铅是否Rohs认证：符合
生命周期：Active零件包装代码：BGA
包装说明：BGA,针数：324
Reach Compliance Code：compliantECCN代码：3A001.A.3
HTS代码：8542.31.00.01风险等级：5.08
Is Samacsys：N其他特性：ALSO REQUIRES 3.3V SUPPLY
地址总线宽度：最大时钟频率：125 MHz
驱动器接口标准：IEEE 1149.1外部数据总线宽度：
JESD-30 代码：S-PBGA-B324JESD-609代码：e3
长度：19 mm端子数量：324
最高工作温度：70 °C最低工作温度：
封装主体材料：PLASTIC/EPOXY封装代码：BGA
封装形状：SQUARE封装形式：GRID ARRAY
峰值回流温度（摄氏度）：260认证状态：Not Qualified
座面最大高度：3.42 mm最大供电电压：1.1 V
最小供电电压：0.9 V标称供电电压：1 V
表面贴装：YES技术：CMOS
温度等级：COMMERCIAL端子面层：Matte Tin (Sn)
端子形式：BALL端子节距：1 mm
端子位置：BOTTOM处于峰值回流温度下的最长时间：30
宽度：19 mmuPs/uCs/外围集成电路类型：BUS CONTROLLER, PCI
Base Number Matches：1

89HPES24T3G2ZAAR 数据手册

 浏览型号89HPES24T3G2ZAAR的Datasheet PDF文件第2页浏览型号89HPES24T3G2ZAAR的Datasheet PDF文件第3页浏览型号89HPES24T3G2ZAAR的Datasheet PDF文件第4页浏览型号89HPES24T3G2ZAAR的Datasheet PDF文件第5页浏览型号89HPES24T3G2ZAAR的Datasheet PDF文件第6页浏览型号89HPES24T3G2ZAAR的Datasheet PDF文件第7页 
89HPES24T3G2  
Data Sheet  
Advance Information*  
24-Lane 3-Port  
Gen2 PCI Express® Switch  
®
–
–
Dynamic link width reconfiguration for power/performance  
optimization  
Configurable downstream port PCI-to-PCI bridge device  
numbering  
Device Overview  
The 89HPES24T3G2 is a member of IDT’s PRECISE™ family of PCI  
Express® switching solutions. The PES24T3G2 is a 24-lane, 3-port  
Gen2 peripheral chip that performs PCI Express base switching with a  
feature set optimized for high performance applications such as servers,  
storage, and communications systems. It provides connectivity and  
switching functions between a PCI Express upstream port and two  
downstream ports and supports switching between downstream ports.  
–
–
Crosslink support  
Supports ARI forwarding defined in the Alternative Routing-ID  
Interpretation (ARI) ECN for virtualized and non-virtualized  
environments  
–
Ability to load device configuration from serial EEPROM  
◆
◆
Legacy Support  
Features  
◆
–
PCI compatible INTx emulation  
High Performance PCI Express Switch  
–
Supports bus locked transactions, allowing use of PCI Express  
with legacy software  
–
Twenty-four 5 Gbps Gen2 PCI Express lanes supporting  
5 Gbps and 2.5 Gbps operation  
Highly Integrated Solution  
–
–
–
–
Up to three switch ports  
Support for Max Payload Size up to 2048 bytes  
Supports one virtual channel and eight traffic classes  
Fully compliant with PCI Express base specification Revision  
2.0  
–
Requires no external components  
–
Incorporates on-chip internal memory for packet buffering and  
queueing  
–
Integrates twenty-four 5 Gbps / 2.5 Gbps embedded SerDes,  
8B/10B encoder/decoder (no separate transceivers needed)  
◆
Flexible Architecture with Numerous Configuration Options  
◆
Reliability, Availability, and Serviceability (RAS) Features  
–
–
–
–
–
Automatic per port link width negotiation to x8, x4, x2, or x1  
Automatic lane reversal on all ports  
Automatic polarity inversion  
Supports in-band hot-plug presence detect capability  
Supports external signal for hot plug event notification allowing  
SCI/SMI generation for legacy operating systems  
–
–
–
Ability to disable peer-to-peer communications  
Supports ECRC and Advanced Error Reporting  
All internal data and control RAMs are SECDED ECC  
protected  
–
–
Supports PCI Express hot-plug on all downstream ports  
Supports upstream port hot-plug  
Block Diagram  
3-Port Switch Core / 24 Gen2 PCI Express Lanes  
Port  
Frame Buffer  
Route Table  
Arbitration  
Scheduler  
Transaction Layer  
Transaction Layer  
Data Link Layer  
Transaction Layer  
Data Link Layer  
Data Link Layer  
Multiplexer / Demultiplexer  
Multiplexer / Demultiplexer  
Multiplexer / Demultiplexer  
Phy  
Phy  
Phy  
Phy  
Phy  
Phy  
Phy  
Phy  
Phy  
Logical  
Layer  
Logical  
Layer  
Logical  
Layer  
Logical  
Layer  
Logical  
Layer  
Logical  
Layer  
Logical  
Layer  
Logical  
Layer  
Logical  
Layer  
...  
...  
...  
SerDes SerDes  
SerDes  
SerDes SerDes  
SerDes  
SerDes SerDes  
SerDes  
Figure 1 Internal Block Diagram  
IDT and the IDT logo are registered trademarks of Integrated Device Technology, Inc.  
1 of 48  
December 19, 2007  
DSC 6930  
© 2007 Integrated Device Technology, Inc.  
*Notice: The information in this document is subject to change without notice  
1234567...48

中文翻译

下载PDF

与89HPES24T3G2ZAAR相关器件

型号 品牌 获取价格 描述 数据表
89HPES24T3G2ZCALIG IDT

获取价格

 		PCI Bus Controller, PBGA324, 19 X 19 MM, 1 MM PITCH, GREEN, FCBGA-324
89HPES24T3G2ZCBL IDT

获取价格

 		PCI Bus Controller, PBGA676, 27 X 27 MM, 1 MM PITCH, FCBGA-676
89HPES24T3G2ZCBLG IDT

获取价格

 		PCI Bus Controller, PBGA676, 27 X 27 MM, 1 MM PITCH, GREEN, FCBGA-676
89HPES24T3G2ZCBLGI IDT

获取价格

 		PCI Bus Controller, PBGA676, 27 X 27 MM, 1 MM PITCH, GREEN, FCBGA-676
89HPES24T3G2ZCBLI IDT

获取价格

 		PCI Bus Controller, PBGA676, 27 X 27 MM, 1 MM PITCH, FCBGA-676
89HPES24T6 IDT

获取价格

 		24-Lane 6-Port PCI Express㈢ Switch
89HPES24T61ZCBXG8 IDT

获取价格

 		Bus Controller, PBGA420
89HPES24T6G2ZAAL IDT

获取价格

 		PCI Bus Controller, PBGA324, 19 X 19 MM, 1 MM PITCH, FCBGA-324
89HPES24T6G2ZAAR IDT

获取价格

 		PCI Bus Controller, PBGA324, 19 X 19 MM, 1 MM PITCH, ROHS COMPLIANT, FCBGA-324
89HPES24T6G2ZABR IDT

获取价格

 		PCI Bus Controller, PBGA676, 27 X 27 MM, 1 MM PITCH, ROHS COMPLIANT, FCBGA-676

与89HPES24T3G2ZAAR相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证