Datasheet > 89HPES24T6G2ZABR

89HPES24T6G2ZABR

更新时间： 2024-02-11 23:34:25

品牌	Logo	应用领域
艾迪悌 - IDT		时钟 PC 驱动外围集成电路驱动器
页数	文件大小	规格书
50页	1281K
描述
PCI Bus Controller, PBGA676, 27 X 27 MM, 1 MM PITCH, ROHS COMPLIANT, FCBGA-676

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

89HPES24T6G2ZABR 技术参数

是否无铅：	不含铅	是否Rohs认证：	符合
生命周期：	Obsolete	零件包装代码：	BGA
包装说明：	BGA,	针数：	676
Reach Compliance Code：	not_compliant	ECCN代码：	3A001.A.3
HTS代码：	8542.31.00.01	风险等级：	5.41
其他特性：	ALSO REQUIRES 3.3V SUPPLY	地址总线宽度：
最大时钟频率：	125 MHz	驱动器接口标准：	IEEE 1149.1
外部数据总线宽度：		JESD-30 代码：	S-PBGA-B676
JESD-609代码：	e1	长度：	27 mm
湿度敏感等级：	4	端子数量：	676
最高工作温度：	70 °C	最低工作温度：
封装主体材料：	PLASTIC/EPOXY	封装代码：	BGA
封装形状：	SQUARE	封装形式：	GRID ARRAY
峰值回流温度（摄氏度）：	260	认证状态：	Not Qualified
座面最大高度：	3.22 mm	最大供电电压：	1.1 V
最小供电电压：	0.9 V	标称供电电压：	1 V
表面贴装：	YES	技术：	CMOS
温度等级：	COMMERCIAL	端子面层：	Tin/Silver/Copper (Sn/Ag/Cu)
端子形式：	BALL	端子节距：	1 mm
端子位置：	BOTTOM	处于峰值回流温度下的最长时间：	30
宽度：	27 mm	uPs/uCs/外围集成电路类型：	BUS CONTROLLER, PCI
Base Number Matches：	1

89HPES24T6G2ZABR 数据手册

89HPES24T6G2

Data Sheet

Advance Information*

24-Lane 6-Port

Gen2 PCI Express® Switch

–

Dynamic link width reconfiguration for power/performance

optimization

Configurable downstream port PCI-to-PCI bridge device

numbering

Device Overview

The 89HPES24T6G2 is a member of IDT’s PRECISE™ family of PCI

Express® switching solutions. The PES24T6G2 is a 24-lane, 6-port

Gen2 peripheral chip that performs PCI Express base switching with a

feature set optimized for high performance applications such as servers,

storage, and communications systems. It provides connectivity and

switching functions between a PCI Express upstream port and up to five

downstream ports and supports switching between downstream ports.

–

Crosslink support

Supports ARI forwarding defined in the Alternative Routing-ID

Interpretation (ARI) ECN for virtualized and non-virtualized

environments

–

Ability to load device configuration from serial EEPROM

◆

Legacy Support

Features

◆

–

PCI compatible INTx emulation

High Performance PCI Express Switch

–

Supports bus locked transactions, allowing use of PCI Express

with legacy software

–

Twenty-four 5 Gbps Gen2 PCI Express lanes supporting

5 Gbps and 2.5 Gbps operation

Highly Integrated Solution

–

Up to six switch ports

Support for Max Payload Size up to 2048 bytes

Supports one virtual channel and eight traffic classes

Fully compliant with PCI Express base specification Revision

2.0

–

Requires no external components

–

Incorporates on-chip internal memory for packet buffering and

queueing

–

Integrates twenty-four 5 Gbps / 2.5 Gbps embedded SerDes,

8B/10B encoder/decoder (no separate transceivers needed)

◆

Flexible Architecture with Numerous Configuration Options

◆

Reliability, Availability, and Serviceability (RAS) Features

–

Automatic per port link width negotiation to x8, x4, x2, or x1

Automatic lane reversal on all ports

Automatic polarity inversion

Supports in-band hot-plug presence detect capability

Supports external signal for hot plug event notification allowing

SCI/SMI generation for legacy operating systems

–

Ability to disable peer-to-peer communications

Supports ECRC and Advanced Error Reporting

All internal data and control RAMs are SECDED ECC

protected

–

Supports PCI Express hot-plug on all downstream ports

Supports upstream port hot-plug

Block Diagram

6-Port Switch Core / 24 Gen2 PCI Express Lanes

Port

Frame Buffer

Route Table

Arbitration

Scheduler

Transaction Layer

Data Link Layer

Transaction Layer

Data Link Layer

Transaction Layer

Data Link Layer

Multiplexer / Demultiplexer

Phy

Logical

Layer

Phy

Logical

Layer

Phy

Logical

Layer

Phy

Logical

Layer

Phy

Logical

Layer

Phy

Logical

Layer

Phy

Logical

Layer

Phy

Logical

Layer

Phy

Logical

Layer

Phy

Logical

Layer

Phy

Logical

Layer

Phy

Logical

Layer

SerDes SerDes

SerDes

SerDes SerDes

SerDes

SerDes SerDes

SerDes

(Port 1)

Figure 1 Internal Block Diagram

(Port 5)

(Port 0)

IDT and the IDT logo are registered trademarks of Integrated Device Technology, Inc.

1 of 50

December 4, 2007

DSC 6930

*Notice: The information in this document is subject to change without notice

12 3 4 5 6 7...50

中文翻译

下载PDF

与89HPES24T6G2ZABR相关器件

型号	品牌	获取价格	描述	数据表
89HPES24T6ZGBXG	IDT	获取价格	SBGA-420, Tray
89HPES32H8	IDT	获取价格	32-Lane 8-Port PCI Express System Interconnect Switch
89HPES32H8ZAAL	IDT	获取价格	32-Lane 8-Port PCI Express System Interconnect Switch
89HPES32H8ZAALI	IDT	获取价格	32-Lane 8-Port PCI Express System Interconnect Switch
89HPES32H8ZAAR	IDT	获取价格	32-Lane 8-Port PCI Express System Interconnect Switch
89HPES32H8ZAARI	IDT	获取价格	32-Lane 8-Port PCI Express System Interconnect Switch
89HPES3T3	IDT	获取价格	3-Lane 3-Port PCI Express Switch
89HPES3T3ZABC	IDT	获取价格	3-Lane 3-Port PCI Express Switch
89HPES3T3ZABCG	IDT	获取价格	3-Lane 3-Port PCI Express Switch
89HPES3T3ZBNQ	IDT	获取价格	PCI Bus Controller, 10 X 10 MM, 0.65 MM PITCH, QFN-132

与89HPES24T6G2ZABR相关文章

MBRS340T3G手册解读：参数说明、产品特性及应用
2024-06-28

1
PMOS管背靠背连接：串联还是并联？
2024-06-28

2
高压电解电容的分类与选型策略
2024-06-28

3
数码管：基本概念、分类、技术发展及市场趋势
2024-06-27

6

产品中心

服务支持

精选活动

关于我们

帮助中心

89HPES24T6G2ZABR

89HPES24T6G2ZABR 技术参数

89HPES24T6G2ZABR 数据手册

与89HPES24T6G2ZABR相关器件

与89HPES24T6G2ZABR相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

89HPES24T6G2ZABR

89HPES24T6G2ZABR 技术参数

89HPES24T6G2ZABR 数据手册

与89HPES24T6G2ZABR相关器件

与89HPES24T6G2ZABR相关文章

您还可以找

您在本页遇到什么问题？