5秒后页面跳转
854S01AKILF PDF预览

854S01AKILF

更新时间: 2024-02-14 11:14:36
品牌 Logo 应用领域
艾迪悌 - IDT 逻辑集成电路
页数 文件大小 规格书
17页 300K
描述
2:1 Differential-to-LVDS Multiplexer

854S01AKILF 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:VFQFPN
包装说明:HVQCCN, LCC16,.12SQ,20针数:16
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:1.27
系列:854JESD-30 代码:S-XQCC-N16
JESD-609代码:e3长度:3 mm
逻辑集成电路类型:MULTIPLEXER湿度敏感等级:3
功能数量:1输入次数:2
输出次数:1端子数量:16
最高工作温度:85 °C最低工作温度:-40 °C
输出极性:INVERTED封装主体材料:UNSPECIFIED
封装代码:HVQCCN封装等效代码:LCC16,.12SQ,20
封装形状:SQUARE封装形式:CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
峰值回流温度(摄氏度):260电源:3.3 V
Prop。Delay @ Nom-Sup:0.6 ns传播延迟(tpd):0.6 ns
认证状态:Not Qualified座面最大高度:1 mm
子类别:Clock Drivers最大供电电压 (Vsup):3.465 V
最小供电电压 (Vsup):3.135 V标称供电电压 (Vsup):3.3 V
表面贴装:YES温度等级:INDUSTRIAL
端子面层:Matte Tin (Sn) - annealed端子形式:NO LEAD
端子节距:0.5 mm端子位置:QUAD
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:3 mm
Base Number Matches:1

854S01AKILF 数据手册

 浏览型号854S01AKILF的Datasheet PDF文件第5页浏览型号854S01AKILF的Datasheet PDF文件第6页浏览型号854S01AKILF的Datasheet PDF文件第7页浏览型号854S01AKILF的Datasheet PDF文件第9页浏览型号854S01AKILF的Datasheet PDF文件第10页浏览型号854S01AKILF的Datasheet PDF文件第11页 
ICS854S01I Datasheet  
2:1 DIFFERENTIAL-TO-LVDS MULTIPLEXER  
Application Information  
Wiring the Differential Input to Accept Single Ended Levels  
Figure 1 shows how the differential input can be wired to accept  
single ended levels. The reference voltage V_REF = VDD/2 is  
generated by the bias resistors R1, R2 and C1. This bias circuit  
should be located as close as possible to the input pin. The ratio of  
R1 and R2 might need to be adjusted to position the V_REF in the  
center of the input voltage swing. For example, if the input clock  
swing is only 2.5V and VDD = 3.3V, V_REF should be 1.25V and  
R2/R1 = 0.609.  
VDD  
R1  
1K  
CLK_IN  
PCLKx  
V_REF  
nPCLKx  
C1  
0.1uF  
R2  
1K  
Figure 1. Single-Ended Signal Driving Differential Input  
Recommendations for Unused Input Pins  
Inputs:  
PCLK/nPCLK Inputs:  
For applications not requiring the use of the differential input, both  
PCLK and nPCLK can be left floating. Though not required, but for  
additional protection, a 1kresistor can be tied from PCLK to  
ground.  
ICS854S01AKI June 15, 2017  
8
©2017 Integrated Device Technology, Inc.  

与854S01AKILF相关器件

型号 品牌 描述 获取价格 数据表
854S01AKILFT IDT 2:1 Differential-to-LVDS Multiplexer

获取价格

854S01I RENESAS 2:1 Differential-to-LVDS Multiplexer

获取价格

854S054I RENESAS 4:1 Differential-to-LVDS Clock Multiplexer

获取价格

854S057B_16 IDT 4:1 or 2:1 LVDS Clock Multiplexer with Internal Input Termination

获取价格

854S057BGILF IDT 4:1 or 2:1 LVDS Clock Multiplexer with Internal Input Termination

获取价格

854S057BGILFT IDT 4:1 or 2:1 LVDS Clock Multiplexer with Internal Input Termination

获取价格