5秒后页面跳转
854S202AYIT PDF预览

854S202AYIT

更新时间: 2024-01-22 02:00:18
品牌 Logo 应用领域
艾迪悌 - IDT /
页数 文件大小 规格书
17页 371K
描述
Clock Driver

854S202AYIT 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
Reach Compliance Code:unknown风险等级:5.92
Base Number Matches:1

854S202AYIT 数据手册

 浏览型号854S202AYIT的Datasheet PDF文件第2页浏览型号854S202AYIT的Datasheet PDF文件第3页浏览型号854S202AYIT的Datasheet PDF文件第4页浏览型号854S202AYIT的Datasheet PDF文件第5页浏览型号854S202AYIT的Datasheet PDF文件第6页浏览型号854S202AYIT的Datasheet PDF文件第7页 
PRELIMINARY  
12:2, DIFFERENTIAL-TO-LVDS MULTIPLEXER  
ICS854S202I  
GENERAL DESCRIPTION  
FEATURES  
The ICS854S202I is a 12:2 Differential-to-LVDS  
Two differential 3.3V LVDS clock outputs  
ICS  
Clock Multiplexer which can operate >3GHz and  
is a member of the HiPerClockS™ family of High  
Performance Clock Solutions from IDT. The  
ICS854S202I has 12 selectable differential clock  
Twelve selectable differential clock inputs  
HiPerClockS™  
• CLKx, nCLKx pairs can accept the following differential input  
levels: LVPECL, LVDS, HSTL, SSTL, HCSL  
inputs, any of which can be independently routed to either of  
the two LVDS outputs. The CLKx, nCLKx input pairs can  
accept LVPECL, LVDS, CML or SSTL levels. The fully differen-  
tial architecture and low propagation delay make it ideal for  
use in clock distribution circuits.  
Maximum output frequency: >3GHz  
Propagation delay: 660ps (typical)  
Input skew: TBD  
Output skew: 25ps (typical)  
Part-to-part skew: TBD  
Additive phase jitter, RMS: 0.16ps (typical)  
Full 3.3V operating supply mode  
-40°C to 85°C ambient operating temperature  
BLOCK DIAGRAM  
4
Available in both standard (RoHS 5) and lead-free (RoHS 6)  
packages  
Pulldown  
SELA_[3:0]  
CLK0  
nCLK0  
CLK1  
nCLK1  
CLK2  
nCLK2  
QA  
nQA  
OEA  
CLK3  
PIN ASSIGNMENT  
nCLK3  
CLK4  
nCLK4  
CLK5  
48 47 46 45 44 43 42 41 40 39 38 37  
nCLK5  
CLK2  
nCLK2  
SELA_0  
SELA_1  
VDD  
CLK9  
1
36  
35  
34  
33  
32  
31  
30  
29  
28  
27  
26  
25  
2
nCLK9  
SELB_0  
SELB_1  
VDD  
CLK6  
3
nCLK6  
4
ICS854S202I  
5
48-Pin LQFP  
7mm x 7mm x 1.4mm  
package body  
CLK7  
QA  
QB  
nQB  
6
nCLK7  
nQA  
7
CLK8  
GND  
8
GND  
QB  
nQB  
OEB  
Y Package  
nCLK8  
SELA_2  
SELA_3  
CLK3  
SELB_2  
SELB_3  
CLK8  
9
Top View  
10  
11  
12  
CLK9  
nCLK9  
nCLK3  
nCLK8  
13 14 15 16 17 18 19 20 21 22 23 24  
CLK10  
nCLK10  
CLK11  
nCLK11  
4
Pulldown  
SELB_[3:0]  
The Preliminary Information presented herein represents a product in pre-production.The noted characteristics are based on initial product characterization  
and/or qualification.Integrated DeviceTechnology, Incorporated (IDT) reserves the right to change any circuitry or specifications without notice.  
IDT/ ICSLVDS MULTIPLEXER  
1
ICS854S202AYI REV. A JANUARY 26, 2007  

与854S202AYIT相关器件

型号 品牌 描述 获取价格 数据表
854S204BGILF IDT Low Skew, Dual, Programmable 1-to-2 Differential-to-LVDS, LVPECL Fanout Buffer

获取价格

854S204BGILFT IDT Low Skew, Dual, Programmable 1-to-2 Differential-to-LVDS, LVPECL Fanout Buffer

获取价格

854S54AKI-01LF IDT Dual 2:1, 1:2 Differential-to-LVDS Multiplexer

获取价格

854S54AKI-01LFT IDT Dual 2:1, 1:2 Differential-to-LVDS Multiplexer

获取价格

854S54AKI-02LF IDT Dual 2:1, 1:2 Differential-to-LVDS Multiplexer

获取价格

854S54AKI-02LFT IDT Dual 2:1, 1:2 Differential-to-LVDS Multiplexer

获取价格