5秒后页面跳转
854S013BGLFT PDF预览

854S013BGLFT

更新时间: 2024-02-29 07:34:32
品牌 Logo 应用领域
艾迪悌 - IDT 驱动光电二极管逻辑集成电路
页数 文件大小 规格书
14页 664K
描述
Clock Driver, S Series, 3 True Output(s), 3 Inverted Output(s), PDSO20, 6.50 X 4.40 MM, 0.925 MM HEIGHT, ROHS COMPLIANT, MO-153, TSSOP-20

854S013BGLFT 技术参数

是否Rohs认证: 符合生命周期:Obsolete
零件包装代码:TSSOP包装说明:6.50 X 4.40 MM, 0.925 MM HEIGHT, ROHS COMPLIANT, MO-153, TSSOP-20
针数:20Reach Compliance Code:compliant
ECCN代码:EAR99HTS代码:8542.39.00.01
风险等级:5.84系列:S
输入调节:STANDARDJESD-30 代码:R-PDSO-G20
JESD-609代码:e3长度:6.5 mm
逻辑集成电路类型:CLOCK DRIVER湿度敏感等级:1
功能数量:2反相输出次数:3
端子数量:20实输出次数:3
最高工作温度:70 °C最低工作温度:
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
峰值回流温度(摄氏度):260认证状态:Not Qualified
座面最大高度:1.2 mm最大供电电压 (Vsup):3.465 V
最小供电电压 (Vsup):3.135 V标称供电电压 (Vsup):3.3 V
表面贴装:YES温度等级:COMMERCIAL
端子面层:MATTE TIN端子形式:GULL WING
端子节距:0.65 mm端子位置:DUAL
处于峰值回流温度下的最长时间:30宽度:4.4 mm
Base Number Matches:1

854S013BGLFT 数据手册

 浏览型号854S013BGLFT的Datasheet PDF文件第8页浏览型号854S013BGLFT的Datasheet PDF文件第9页浏览型号854S013BGLFT的Datasheet PDF文件第10页浏览型号854S013BGLFT的Datasheet PDF文件第12页浏览型号854S013BGLFT的Datasheet PDF文件第13页浏览型号854S013BGLFT的Datasheet PDF文件第14页 
ICS854S013  
LOW SKEW, DUAL, 1-TO-3 DIFFERENTIAL-TO-LVDS FANOUT BUFFER  
PRELIMINARY  
Power Considerations  
This section provides information on power dissipation and junction temperature for the ICS854S013.  
Equations and example calculations are also provided.  
1. Power Dissipation.  
The total power dissipation for the ICS854S013 is the sum of the core power plus the power dissipated in the load(s). The following is the  
power dissipation for VDD = 3.3V + 5% = 3.465V, which gives worst case results.  
Power (core)MAX = VDD_MAX * IDD_MAX = 3.465V * 135mA = 467.77mW  
2. Junction Temperature.  
Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device.  
The maximum recommended junction temperature for HiPerClockS devices is 125°C.  
The equation for Tj is as follows: Tj = θJA * Pd_total + TA  
Tj = Junction Temperature  
θJA = Junction-to-Ambient Thermal Resistance  
Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)  
TA = Ambient Temperature  
In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θJA must be used. Assuming no air flow  
and a multi-layer board, the appropriate value is 87.2°C/W per Table 6 below.  
Therefore, Tj for an ambient temperature of 70°C with all outputs switching is:  
70°C + 0.468W * 87.2°C/W = 110.8°C. This is below the limit of 125°C.  
This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type  
of board (single layer or multi-layer).  
Table 6. Thermal Resistance θJA for 20 Lead TSSOP, Forced Convection  
θJA by Velocity  
Meters per Second  
0
1
2.5  
Multi-Layer PCB, JEDEC Standard Test Boards  
87.2°C/W  
82.9°C/W  
80.7°C/W  
IDT™ / ICS™ LVDS FANOUT BUFFER  
11  
ICS854S013BG REV. A FEBRUARY 26, 2008  

与854S013BGLFT相关器件

型号 品牌 描述 获取价格 数据表
854S013I IDT Clock Driver

获取价格

854S013ILF IDT Clock Driver

获取价格

854S013ILFT IDT Clock Driver

获取价格

854S015CG-01LF IDT Clock Driver, 854S Series, 5 True Output(s), 0 Inverted Output(s), PDSO24, 4.40 X 7.80 MM,

获取价格

854S015CG-01LFT IDT Clock Driver, 854S Series, 5 True Output(s), 0 Inverted Output(s), PDSO24, 4.40 X 7.80 MM,

获取价格

854S015CKI-01LF IDT Low Skew, 1-to-5, Differential-to-LVDS/LVPECL Fanout Buffer

获取价格