5秒后页面跳转
854S01AKILF PDF预览

854S01AKILF

更新时间: 2024-02-12 04:59:57
品牌 Logo 应用领域
艾迪悌 - IDT 逻辑集成电路
页数 文件大小 规格书
17页 300K
描述
2:1 Differential-to-LVDS Multiplexer

854S01AKILF 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:VFQFPN
包装说明:HVQCCN, LCC16,.12SQ,20针数:16
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:1.27
系列:854JESD-30 代码:S-XQCC-N16
JESD-609代码:e3长度:3 mm
逻辑集成电路类型:MULTIPLEXER湿度敏感等级:3
功能数量:1输入次数:2
输出次数:1端子数量:16
最高工作温度:85 °C最低工作温度:-40 °C
输出极性:INVERTED封装主体材料:UNSPECIFIED
封装代码:HVQCCN封装等效代码:LCC16,.12SQ,20
封装形状:SQUARE封装形式:CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
峰值回流温度(摄氏度):260电源:3.3 V
Prop。Delay @ Nom-Sup:0.6 ns传播延迟(tpd):0.6 ns
认证状态:Not Qualified座面最大高度:1 mm
子类别:Clock Drivers最大供电电压 (Vsup):3.465 V
最小供电电压 (Vsup):3.135 V标称供电电压 (Vsup):3.3 V
表面贴装:YES温度等级:INDUSTRIAL
端子面层:Matte Tin (Sn) - annealed端子形式:NO LEAD
端子节距:0.5 mm端子位置:QUAD
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:3 mm
Base Number Matches:1

854S01AKILF 数据手册

 浏览型号854S01AKILF的Datasheet PDF文件第2页浏览型号854S01AKILF的Datasheet PDF文件第3页浏览型号854S01AKILF的Datasheet PDF文件第4页浏览型号854S01AKILF的Datasheet PDF文件第5页浏览型号854S01AKILF的Datasheet PDF文件第6页浏览型号854S01AKILF的Datasheet PDF文件第7页 
2:1 Differential-to-LVDS Multiplexer  
ICS854S01I  
DATASHEET  
General Description  
Features  
The ICS854S01I is a high performance 2:1 Differential-to-LVDS  
Multiplexer. The ICS854S01I can also perform differential translation  
because the differential inputs accept LVPECL, LVDS or CML levels.  
The ICS854S01I is packaged in a small 3mm x 3mm 16 VFQFN  
package, making it ideal for use on space constrained boards.  
2:1 LVDS MUX  
One LVDS output pair  
Two differential clock inputs can accept: LVPECL, LVDS, CML  
Maximum input/output frequency: 2.5GHz  
Translates LVCMOS/LVTTL input signals to LVDS levels by using  
a resistor bias network on nPCLK0, nPCLK1  
RMS additive phase jitter: 0.06ps (typical)  
Propagation delay: 600ps (maximum)  
Part-to-part skew: 350ps (maximum)  
Full 3.3V supply mode  
-40°C to 85°C ambient operating temperature  
Available in lead-free (RoHS 6) package  
Pin Assignment  
Block Diagram  
Pulldown  
PCLK0  
0
Pullup/Pulldown  
nPCLK0  
Q
nQ  
16 15 14 13  
1
2
3
PCLK0  
nPCLK0  
PCLK1  
12  
11  
10  
GND  
Q
Pulldown  
PCLK1  
nPCLK1  
Pullup/Pulldown  
1
nQ  
nPCLK1  
4
GND  
9
Pulldown  
5
6
7
8
CLK_SEL  
ICS854S01I  
16-Lead VFQFN  
3mm x 3mm x 0.925mm package body  
K Package  
Top View  
ICS854S01AKI June 15, 2017  
1
©2017 Integrated Device Technology, Inc.  

与854S01AKILF相关器件

型号 品牌 描述 获取价格 数据表
854S01AKILFT IDT 2:1 Differential-to-LVDS Multiplexer

获取价格

854S01I RENESAS 2:1 Differential-to-LVDS Multiplexer

获取价格

854S054I RENESAS 4:1 Differential-to-LVDS Clock Multiplexer

获取价格

854S057B_16 IDT 4:1 or 2:1 LVDS Clock Multiplexer with Internal Input Termination

获取价格

854S057BGILF IDT 4:1 or 2:1 LVDS Clock Multiplexer with Internal Input Termination

获取价格

854S057BGILFT IDT 4:1 or 2:1 LVDS Clock Multiplexer with Internal Input Termination

获取价格