5秒后页面跳转
854S015CG-01LFT PDF预览

854S015CG-01LFT

更新时间: 2024-01-20 19:39:55
品牌 Logo 应用领域
艾迪悌 - IDT 驱动光电二极管逻辑集成电路
页数 文件大小 规格书
22页 329K
描述
Clock Driver, 854S Series, 5 True Output(s), 0 Inverted Output(s), PDSO24, 4.40 X 7.80 MM, 0.92 MM HEIGHT, ROHS COMPLIANT, MO-153, TSSOP-24

854S015CG-01LFT 技术参数

生命周期:Obsolete零件包装代码:TSSOP
包装说明:TSSOP,针数:24
Reach Compliance Code:unknownECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.84
系列:854S输入调节:DIFFERENTIAL MUX
JESD-30 代码:R-PDSO-G24长度:7.8 mm
逻辑集成电路类型:CLOCK DRIVER功能数量:1
反相输出次数:端子数量:24
实输出次数:5最高工作温度:70 °C
最低工作温度:封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH座面最大高度:1.2 mm
最大供电电压 (Vsup):2.625 V最小供电电压 (Vsup):2.375 V
标称供电电压 (Vsup):2.5 V表面贴装:YES
温度等级:COMMERCIAL端子形式:GULL WING
端子节距:0.65 mm端子位置:DUAL
宽度:4.4 mmBase Number Matches:1

854S015CG-01LFT 数据手册

 浏览型号854S015CG-01LFT的Datasheet PDF文件第2页浏览型号854S015CG-01LFT的Datasheet PDF文件第3页浏览型号854S015CG-01LFT的Datasheet PDF文件第4页浏览型号854S015CG-01LFT的Datasheet PDF文件第5页浏览型号854S015CG-01LFT的Datasheet PDF文件第6页浏览型号854S015CG-01LFT的Datasheet PDF文件第7页 
Low Skew, 1-to-5 Differential-to-  
LVDS, LVPECL Fanout Buffer  
ICS854S015-01  
PRELIMINARY DATA SHEET  
GENERAL DESCRIPTION  
FEATURES  
The ICS854S015-01 is a low skew, high perfor-  
mance 1-to-5, 2.5V, 3.3V Differential-to-LVPECL/  
LVDS Fanout Buffer and a member of the  
HiPerClockS™ family of High Performance Clock  
Solutions from IDT. The ICS854S015-01 has two  
Five differential LVDS or LVPECL outputs  
Two differential clock input pairs  
ICS  
HiPerClockS™  
CLK, nCLK pair can accept the following differential  
input levels: LVDS, LVPECL, LVHSTL, SSTL, HCSL  
selectable differential clock inputs.  
PCLK, nPCLK pair can accept the following differential  
Guaranteed output and part-to-part skew characteristics  
make the ICS854S015-01 ideal for those applications demand-  
ing well defined performance and repeatability.  
input levels: LVPECL, CML, SSTL  
Either CLK or PCLK inputs can be configured to accept  
single-ended inputs  
Maximum output frequency: >2GHz  
Output skew: 25ps (typical)  
SEL_OUT FUNCTION TABLE  
Input  
Outputs  
Propagation delay: 575ps (typical)  
Full 3.3V or 2.5V power supply  
SEL_OUT  
Q0:Q4/nQ0:nQ4  
0
LVDS  
0°C to 70°C ambient operating temperature  
Available in lead-free (RoHS 6) package  
1
LVPECL  
VCC_TAP FUNCTION TABLE  
Outputs  
Q0:Q4/nQ0:nQ4 Output Level Supply  
VCC_TAP  
LVPECL  
LVPECL  
LVDS  
2.5V  
3.3V  
2.5V  
3.3V  
2.5V  
3.3V  
2.5V  
Float  
LVDS  
BLOCK DIAGRAM  
PIN ASSIGNMENT  
Pulldown  
Q0  
nQ0  
Q1  
VEE  
CLK_SEL  
nCLK_EN  
PCLK  
1
2
24  
23  
nCLK_EN  
D
Q
3
4
22  
21  
LE  
nQ1  
Pulldown  
PCLK  
0
5
6
7
8
20  
19  
18  
17  
VCC  
VEE  
Q2  
Pullup/Pulldown  
nPCLK  
VCC  
VCC_TAP  
nPCLK  
Q0  
nQ0  
Pulldown  
CLK  
nCLK  
1
Pullup/Pulldown  
Q1  
nQ2  
CLK  
nCLK  
SEL_OUT  
nc  
Q3  
nQ3  
Q4  
nQ4  
9
16  
15  
14  
13  
nQ1  
10  
11  
12  
Pulldown  
CLK_SEL  
VCC_TAP  
Q2  
nQ2  
VCC  
Q3  
ICS854S015-01  
24-Lead, 173-MIL TSSOP  
4.4mm x 7.8mm x 0.92mm body package  
G Package  
nQ3  
Q4  
nQ4  
Top View  
Pulldown  
SEL_OUT  
The Preliminary Information presented herein represents a product in pre-production.The noted characteristics are based on initial product characterization and/  
or qualification.Integrated DeviceTechnology, Incorporated (IDT) reserves the right to change any circuitry or specifications without notice.  
ICS854S015CG-01 REVISION A JULY 14, 2009  
1
©2009 Integrated Device Technology, Inc.  

与854S015CG-01LFT相关器件

型号 品牌 描述 获取价格 数据表
854S015CKI-01LF IDT Low Skew, 1-to-5, Differential-to-LVDS/LVPECL Fanout Buffer

获取价格

854S015CKI-01LFT IDT Low Skew, 1-to-5, Differential-to-LVDS/LVPECL Fanout Buffer

获取价格

854S01AKILF IDT 2:1 Differential-to-LVDS Multiplexer

获取价格

854S01AKILFT IDT 2:1 Differential-to-LVDS Multiplexer

获取价格

854S01I RENESAS 2:1 Differential-to-LVDS Multiplexer

获取价格

854S054I RENESAS 4:1 Differential-to-LVDS Clock Multiplexer

获取价格